s32k118.rs/src/ptc.rs

61 lines
1.6 KiB
Rust
Raw Normal View History

#[doc = r" Register block"]
#[repr(C)]
pub struct RegisterBlock {
2018-02-06 14:15:10 +00:00
#[doc = "0x00 - Port Data Output Register"]
pub pdor: PDOR,
#[doc = "0x04 - Port Set Output Register"]
pub psor: PSOR,
#[doc = "0x08 - Port Clear Output Register"]
pub pcor: PCOR,
#[doc = "0x0c - Port Toggle Output Register"]
pub ptor: PTOR,
#[doc = "0x10 - Port Data Input Register"]
pub pdir: PDIR,
#[doc = "0x14 - Port Data Direction Register"]
pub pddr: PDDR,
#[doc = "0x18 - Port Input Disable Register"]
pub pidr: PIDR,
}
#[doc = "Port Data Output Register"]
pub struct PDOR {
2019-01-16 14:39:25 +00:00
register: ::vcell::VolatileCell<u32>,
}
#[doc = "Port Data Output Register"]
pub mod pdor;
#[doc = "Port Set Output Register"]
pub struct PSOR {
2019-01-16 14:39:25 +00:00
register: ::vcell::VolatileCell<u32>,
}
#[doc = "Port Set Output Register"]
pub mod psor;
#[doc = "Port Clear Output Register"]
pub struct PCOR {
2019-01-16 14:39:25 +00:00
register: ::vcell::VolatileCell<u32>,
}
#[doc = "Port Clear Output Register"]
pub mod pcor;
#[doc = "Port Toggle Output Register"]
pub struct PTOR {
2019-01-16 14:39:25 +00:00
register: ::vcell::VolatileCell<u32>,
}
#[doc = "Port Toggle Output Register"]
pub mod ptor;
#[doc = "Port Data Input Register"]
pub struct PDIR {
2019-01-16 14:39:25 +00:00
register: ::vcell::VolatileCell<u32>,
}
#[doc = "Port Data Input Register"]
pub mod pdir;
#[doc = "Port Data Direction Register"]
pub struct PDDR {
2019-01-16 14:39:25 +00:00
register: ::vcell::VolatileCell<u32>,
}
#[doc = "Port Data Direction Register"]
pub mod pddr;
#[doc = "Port Input Disable Register"]
pub struct PIDR {
2019-01-16 14:39:25 +00:00
register: ::vcell::VolatileCell<u32>,
}
#[doc = "Port Input Disable Register"]
pub mod pidr;