Specify all the clock domain constraints for every possible signal, to work around the fact that nextpnr currently will pick one and ignore the rest. Signed-off-by: Sean Cross <sean@xobs.io>
The file is empty.
Description
Languages
Verilog
79.3%
C
15.5%
Python
4.7%
Makefile
0.4%