Sean Cross 8aed600cd6 hw: foboot-bitstream: specify additional clock domain constraints
Specify all the clock domain constraints for every possible signal, to
work around the fact that nextpnr currently will pick one and ignore the
rest.

Signed-off-by: Sean Cross <sean@xobs.io>
2019-03-10 21:05:12 +08:00
2019-03-05 09:16:36 +08:00
2019-03-05 09:16:36 +08:00
2019-01-01 10:24:08 +08:00
2019-01-01 10:24:08 +08:00

The file is empty.
Description
No description provided
Readme 2.4 MiB
Languages
Verilog 79.3%
C 15.5%
Python 4.7%
Makefile 0.4%