hw: foboot-bitstream: specify additional clock domain constraints
Specify all the clock domain constraints for every possible signal, to work around the fact that nextpnr currently will pick one and ignore the rest. Signed-off-by: Sean Cross <sean@xobs.io>
This commit is contained in:
parent
6638801886
commit
8aed600cd6
@ -132,6 +132,7 @@ class _CRG(Module):
|
||||
i_USER_SIGNAL_TO_GLOBAL_BUFFER=clk12_raw,
|
||||
o_GLOBAL_BUFFER_OUTPUT=clk12,
|
||||
)
|
||||
platform.add_period_constraint(clk12_raw, 1e9/12e6)
|
||||
|
||||
self.specials += Instance(
|
||||
"SB_PLL40_CORE",
|
||||
|
Loading…
Reference in New Issue
Block a user