2d7c7794f51cc6a18ccda1c14ba62c58d2f50074
Remove the debug pins to let timing close. Signed-off-by: Sean Cross <sean@xobs.io>
The file is empty.
Description
Languages
Verilog
79.3%
C
15.5%
Python
4.7%
Makefile
0.4%