fa23-si/index.html

323 lines
7.4 KiB
HTML

<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no">
<title>reveal.js</title>
<link rel="stylesheet" href="dist/reset.css">
<link rel="stylesheet" href="dist/reveal.css">
<link rel="stylesheet" href="dist/theme/black.css">
<!-- Theme used for syntax highlighted code -->
<link rel="stylesheet" href="plugin/highlight/monokai.css">
</head>
<body>
<div class="reveal">
<div class="slides">
<section>The State of Open Silicon</section>
<section>
<h2>About Me</h2>
</section>
<section>
<h2>Outline</h2>
<ol>
<li>What does it mean to be "open"?</li>
<li>What can we do today?</li>
<li>What can't we do today?</li>
<li>Where can we go from here?</li>
</ol>
</section>
<section>
<section>
<h2>What does it mean to be "open"?</h2>
<ol>
<li>Manuals available</li>
<li>Source available</li>
<li>Tooling available</li>
<li>GDSII available</li>
</ol>
</section>
<section>
<h2>Parts of chip design</h2>
<ul>
<li>Nondisclosure Agreements</li>
<li>Process Design Kit (PDK)</li>
<li>IP (libraries)</li>
<li>Tooling</li>
<li>Fabrication method</li>
</ul>
</section>
<section>
<h2>Nondisclosure Agreements</h2>
NDAs are required for using many packages
</section>
<section>
<h2>Process Design Kit</h2>
<ul>
<li>https://skywater-pdk.readthedocs.io/en/main/_images/metal_stack.svg</li>
<li>Process design kits (PDKs) are closed and under NDA</li>
<li>Mostly just a blank canvas</li>
</ul>
</section>
<section>
<h2>IP / Libraries</h2>
<ul>
<li>Memories</li>
<li>IO blocks</li>
<li>Standard cells</li>
</ul>
</section>
<section>
<h2>Digital design (In The Beginning)</h2>
<ul>
<li>[Picture of Z80 or 6502]</li>
<li>Magic</li>
<li>[Picture of Siliwiz]</li>
</ul>
</section>
<section>
<h2>Digital logic overview (Today)</h2>
<ul>
<li>Standard cells</li>
<li>Basic boolean logic</li>
</ul>
</section>
<section>
<h2>How can we use standard cells?</h2>
<ul>
<li>Manual synthesis</li>
<li>Automated synthesis</li>
</ul>
Almost all code is automatically synthesized from source code!
[Example of live generation of cells]
</section>
<section>
<h2>Tooling</h2>
<ul>
<li>Synthesis</li>
<li>Power generation</li>
<li>Clock tree</li>
<li>Place and route</li>
<li>Verification</li>
<li><strong>Industry tools cost $1mm plus per seat</strong></li>
</ul>
</section>
<section>
<h2>Method to tape out</h2>
<ul>
<li>Shuttle runs</li>
<li>Full wafer</li>
<li>Turnaround time is in months</li>
</ul>
</section>
</section>
<section>
<section>
<h2>Where are we now (in open source)?</h2>
</section>
<section>
<h2>Things are looking pretty good!</h2>
</section>
<section>
<h2>Nondisclosure Agreements</h2>
NDAs are required for using many packages
</section>
<section>
<h2>Open PDKs</h2>
<ul>
<li>Real PDKs</li>
<ul>
<li>SKY130</li>
<li>SKY90FD</li>
<li>GF180MCU </li>
</ul>
<li>"Fake" PDKs</li>
<ul>
<li>FreePDK45</li>
<li>ASAP5 </li>
</ul>
</ul>
</section>
<section>
<h2>Available IP</h2>
<p>Projects that have been taped out</p>
<ul>
<li>ADC</li>
<li>LDO</li>
<li>Bandgap</li>
<li>DAC</li>
<li>...more...</li>
</ul>
</section>
<section>
<h2>Standard cells</h2>
<ul>
<li>SKY130</li>
<li>GF180MCU</li>
<li>OSU</li>
<li>LibreSilicon</li>
</ul>
</section>
<section>
<h2>What about tooling?</h2>
</section>
<section>
<h2>Hardware Synthesis</h2>
<ul>
<li>Yosys (Verilog)</li>
<li>Plugins:</li>
<ul>
<li>GHDL (VHDL)</li>
<li>SystemVerilog</li>
</ul>
</ul>
</section>
<section>
<h2>High level languages</h2>
<ul>
<li>LiteX <i>Python</i></li>
<li>SpinalHDL <i>Scala</i></li>
<li>Clash</li>
</ul>
</section>
<section>
<h2>Floorplanning, Placement, Routing, PDN, etc...</h2>
<ul>
<li>OpenROAD</li>
<li>Integrates other tools natively</li>
<li>Competitive with closed tools</li>
</ul>
</section>
<section>
<h2>Simulation</h2>
<ul>
<li>GHDL</li>
<li>Icarus Verilog</li>
<li>Verilator</li>
<li>GTKWave</li>
</ul>
</section>
<section>
<h2>Direct Cell Design and Inspection</h2>
<ul>
<li>Magic</li>
<li>KLayout</li>
</ul>
</section>
<section>
<h2>What about taping out chips?</h2>
<ul>
<li>Google OpenMPW shuttles</li>
<li>MPW shuttle runs</li>
</ul>
</section>
</section>
<section>
<section>
<h1># What can't we do today?</h1>
</section>
<section>
<h2>PDKs are large nodes</h2>
<ul>
<li>Gamecube CPU "Gekko": 43 mm<sup>2</sup> (2001)</li>
</ul>
<h2>Examples of 180 nm</h2>
<ul>
<li>Playstation 2 "Emotion Engine"</li>
</ul>
</section>
<section>
<h2>Memories are still hard</h2>
<ul>
<li>Density is constantly improving</li>
<li>Expect kilobytes of RAM on a chip</li>
<ul>
<li>Compare to megabytes of cache</li>
</ul>
<li>A ~4x increase is possible</li>
<li>Experimental ROM support</li>
</ul>
</section>
<section>
<h2>Nonvolatile storage is still hard</h2>
<ul>
<li>No EEPROM or flash</li>
<li>ReRAM is experimental on SKY130</li>
</ul>
</section>
<section>
<h2>Analogue IP is still difficult</h2>
<ul>
<li>Some tapeouts exist, but documentation is scarce</li>
<li>Need more integration examples</li>
</ul>
</section>
</section>
<section>
<section>
<h2>Where are we going from here?</h2>
<h3>And how you help</h3>
</section>
<section>
<h2>Boon for education</h2>
<ul>
<li>NDA-free design</li>
<li>Many more hobbyists</li>
<li>Zero-to-ASIC course</li>
</ul>
</section>
<section>
<h2>Smaller process nodes</h2>
<ul>
<li>OpenROAD has been tested on smaller nodes</li>
<li>No NDA-free PDKs yet</li>
</ul>
</section>
<section>
<h2>More analogue design</h2>
<ul>
<li>Siliwiz</li>
</ul>
</section>
<section>
<h2>More involvement</h2>
<ul>
<li>Tiny Tapeout</li>
<li>Siliwiz</li>
<li>OpenMPW</li>
</ul>
<h2>Thank you</h2>
</section>
</section>
</div>
</div>
<script src="dist/reveal.js"></script>
<script src="plugin/notes/notes.js"></script>
<script src="plugin/markdown/markdown.js"></script>
<script src="plugin/highlight/highlight.js"></script>
<script>
// More info about initialization & config:
// - https://revealjs.com/initialization/
// - https://revealjs.com/config/
Reveal.initialize({
hash: true,
// Learn about plugins: https://revealjs.com/plugins/
plugins: [RevealMarkdown, RevealHighlight, RevealNotes]
});
</script>
</body>
</html>