|
|
df5889e4dd
|
img: add evt1-rework
Signed-off-by: Sean Cross <sean@xobs.io>
|
2019-07-29 22:33:09 +08:00 |
|
|
|
a60cc8ef40
|
add note about software/crystal
Signed-off-by: Sean Cross <sean@xobs.io>
|
2019-06-23 08:59:02 -07:00 |
|
|
|
a9e9643143
|
add opening graphic
Signed-off-by: Sean Cross <sean@xobs.io>
|
2019-06-21 09:53:37 -07:00 |
|
|
|
edc98a5289
|
nearly feature-complete
Signed-off-by: Sean Cross <sean@xobs.io>
|
2019-06-20 11:24:00 -07:00 |
|
|
|
ddee9849ca
|
feature-complete-ish
Signed-off-by: Sean Cross <sean@xobs.io>
|
2019-06-19 19:36:17 -07:00 |
|
|
|
c84d5d9e50
|
index: finish up to the end of risc-v
Signed-off-by: Sean Cross <sean@xobs.io>
|
2019-06-18 20:04:33 -07:00 |
|
|
|
03aab024d6
|
verilog: use a wider example and include an img
Signed-off-by: Sean Cross <sean@xobs.io>
|
2019-06-18 16:06:09 -07:00 |
|
|
|
9901b83844
|
add initial python section
Signed-off-by: Sean Cross <sean@xobs.io>
|
2019-06-18 15:56:54 -07:00 |
|
