xobs/tomu-fpga
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
b39f62f812
tomu-fpga/hardware/pcb/tomu-fpga.kicad_pcb

5435 lines
426 KiB
Plaintext
Raw Normal View History

hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(kicad_pcb (version 20171130) (host pcbnew "(5.0.0)")
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(general
(thickness 2.4)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(drawings 55)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(tracks 1005)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(zones 0)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(modules 61)
(nets 70)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
(page A4)
(layers
(0 F.Cu signal)
(31 B.Cu signal)
(32 B.Adhes user)
(33 F.Adhes user)
(34 B.Paste user)
(35 F.Paste user)
(36 B.SilkS user)
(37 F.SilkS user)
(38 B.Mask user)
(39 F.Mask user)
(40 Dwgs.User user)
(41 Cmts.User user)
(42 Eco1.User user)
(43 Eco2.User user)
(44 Edge.Cuts user)
(45 Margin user)
(46 B.CrtYd user)
(47 F.CrtYd user)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(48 B.Fab user hide)
(49 F.Fab user hide)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
(setup
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(last_trace_width 0.1524)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(user_trace_width 0.2)
(user_trace_width 0.3)
(user_trace_width 0.5)
(user_trace_width 0.8)
(user_trace_width 1)
(user_trace_width 2)
(user_trace_width 3)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(trace_clearance 0.1524)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(zone_clearance 0.154)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(zone_45_only yes)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(trace_min 0.1524)
(segment_width 0.2)
(edge_width 0.15)
(via_size 0.6858)
(via_drill 0.3302)
(via_min_size 0.508)
(via_min_drill 0.254)
(uvia_size 0.6858)
(uvia_drill 0.3302)
(uvias_allowed no)
(uvia_min_size 0.2)
(uvia_min_drill 0.1)
(pcb_text_width 0.3)
(pcb_text_size 1.5 1.5)
(mod_edge_width 0.15)
(mod_text_size 1 1)
(mod_text_width 0.15)
(pad_size 1.524 1.524)
(pad_drill 0.762)
(pad_to_mask_clearance 0.0508)
hardware: pcb: repour and connect wire in kicad The `VCCPLL` line was listed as "Not Connected" in KiCad. Reconnect it, even though it was already connected. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 03:33:41 +00:00
(solder_mask_min_width 0.25)
hardware: pcb: update drill offset, add mfg notes Add a note indicating the PCB thickness and color. Also, move the drill origin to the lower-left corner, to aid in machine assembly. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 05:48:45 +00:00
(aux_axis_origin 25 80)
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(visible_elements 7FFFFFFF)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(pcbplotparams
hardware: pcb: update drill offset, add mfg notes Add a note indicating the PCB thickness and color. Also, move the drill origin to the lower-left corner, to aid in machine assembly. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 05:48:45 +00:00
(layerselection 0x012fc_ffffffff)
(usegerberextensions true)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(usegerberattributes false)
(usegerberadvancedattributes false)
(creategerberjobfile false)
(excludeedgelayer true)
(linewidth 0.100000)
(plotframeref false)
(viasonmask false)
(mode 1)
(useauxorigin false)
(hpglpennumber 1)
(hpglpenspeed 20)
(hpglpendiameter 15.000000)
(psnegative false)
(psa4output false)
(plotreference true)
(plotvalue true)
(plotinvisibletext false)
(padsonsilk false)
(subtractmaskfromsilk false)
(outputformat 1)
(mirror false)
hardware: pcb: update drill offset, add mfg notes Add a note indicating the PCB thickness and color. Also, move the drill origin to the lower-left corner, to aid in machine assembly. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 05:48:45 +00:00
(drillshape 0)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(scaleselection 1)
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(outputdirectory "../releases/evt2/"))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
(net 0 "")
(net 1 +5V)
(net 2 GND)
(net 3 +3V3)
(net 4 +1V2)
(net 5 +2V5)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(net 6 "Net-(D1-Pad1)")
(net 7 /SPI_MOSI)
(net 8 /SPI_IO2)
(net 9 "Net-(J1-Pad17)")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 10 /DBG_1)
(net 11 /CRESET)
(net 12 /DBG_4)
(net 13 /CDONE)
(net 14 /UART_RX)
(net 15 /UART_TX)
(net 16 "Net-(J1-Pad1)")
(net 17 /SPI_CS)
(net 18 /OSC_IN)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(net 19 /ICE_USBN)
(net 20 /ICE_USBP)
(net 21 /SPI_MISO)
(net 22 /SPI_CLK)
(net 23 /SPI_IO3)
(net 24 "Net-(U1-Pad4)")
(net 25 "Net-(U2-Pad4)")
(net 26 "Net-(U3-Pad4)")
(net 27 "Net-(U8-Pad4)")
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 28 "Net-(J1-Pad36)")
(net 29 /VCCPLL)
(net 30 "Net-(SW3-Pad1)")
(net 31 "Net-(SW4-Pad1)")
(net 32 /LED_R)
(net 33 /LED_G)
(net 34 /LED_B)
(net 35 "Net-(U5-Pad43)")
(net 36 "Net-(U5-Pad32)")
(net 37 "Net-(J1-Pad38)")
(net 38 "Net-(J1-Pad35)")
(net 39 "Net-(J1-Pad33)")
(net 40 "Net-(J1-Pad32)")
(net 41 "Net-(J1-Pad31)")
(net 42 "Net-(J1-Pad29)")
(net 43 "Net-(J1-Pad28)")
(net 44 "Net-(J1-Pad27)")
(net 45 "Net-(U5-Pad31)")
(net 46 "Net-(J1-Pad40)")
(net 47 "Net-(J1-Pad37)")
(net 48 /PU_CTRL_USBP)
(net 49 /PU_CTRL_USBN)
(net 50 "Net-(U5-Pad2)")
(net 51 "Net-(U5-Pad3)")
(net 52 "Net-(U5-Pad4)")
(net 53 "Net-(U5-Pad6)")
(net 54 "Net-(J1-Pad16)")
(net 55 /PMOD_4)
(net 56 /PMOD_2)
(net 57 /PMOD_3)
(net 58 /PMOD_1)
(net 59 "Net-(U7-Pad1)")
(net 60 "Net-(D8-Pad1)")
(net 61 "Net-(D7-Pad1)")
(net 62 "Net-(D5-Pad1)")
(net 63 "Net-(D4-Pad1)")
(net 64 "Net-(D3-Pad1)")
(net 65 "Net-(D2-Pad1)")
(net 66 /DBG_2)
(net 67 /DBG_3)
(net 68 /DBG_5)
(net 69 /DBG_6)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net_class Default "This is the default net class."
(clearance 0.1524)
(trace_width 0.1524)
(via_dia 0.6858)
(via_drill 0.3302)
(uvia_dia 0.6858)
(uvia_drill 0.3302)
(diff_pair_gap 0.0254)
(diff_pair_width 0.1524)
(add_net +1V2)
(add_net +2V5)
(add_net +3V3)
(add_net +5V)
(add_net /CDONE)
(add_net /CRESET)
(add_net /DBG_1)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(add_net /DBG_2)
(add_net /DBG_3)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(add_net /DBG_4)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(add_net /DBG_5)
(add_net /DBG_6)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(add_net /ICE_USBN)
(add_net /ICE_USBP)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(add_net /LED_B)
(add_net /LED_G)
(add_net /LED_R)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(add_net /OSC_IN)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(add_net /PMOD_1)
(add_net /PMOD_2)
(add_net /PMOD_3)
(add_net /PMOD_4)
(add_net /PU_CTRL_USBN)
(add_net /PU_CTRL_USBP)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(add_net /SPI_CLK)
(add_net /SPI_CS)
(add_net /SPI_IO2)
(add_net /SPI_IO3)
(add_net /SPI_MISO)
(add_net /SPI_MOSI)
(add_net /UART_RX)
(add_net /UART_TX)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(add_net /VCCPLL)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(add_net GND)
(add_net "Net-(D1-Pad1)")
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(add_net "Net-(D2-Pad1)")
(add_net "Net-(D3-Pad1)")
(add_net "Net-(D4-Pad1)")
(add_net "Net-(D5-Pad1)")
(add_net "Net-(D7-Pad1)")
(add_net "Net-(D8-Pad1)")
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(add_net "Net-(J1-Pad1)")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(add_net "Net-(J1-Pad16)")
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(add_net "Net-(J1-Pad17)")
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(add_net "Net-(J1-Pad27)")
(add_net "Net-(J1-Pad28)")
(add_net "Net-(J1-Pad29)")
(add_net "Net-(J1-Pad31)")
(add_net "Net-(J1-Pad32)")
(add_net "Net-(J1-Pad33)")
(add_net "Net-(J1-Pad35)")
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(add_net "Net-(J1-Pad36)")
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(add_net "Net-(J1-Pad37)")
(add_net "Net-(J1-Pad38)")
(add_net "Net-(J1-Pad40)")
(add_net "Net-(SW3-Pad1)")
(add_net "Net-(SW4-Pad1)")
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(add_net "Net-(U1-Pad4)")
(add_net "Net-(U2-Pad4)")
(add_net "Net-(U3-Pad4)")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(add_net "Net-(U5-Pad2)")
(add_net "Net-(U5-Pad3)")
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(add_net "Net-(U5-Pad31)")
(add_net "Net-(U5-Pad32)")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(add_net "Net-(U5-Pad4)")
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(add_net "Net-(U5-Pad43)")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(add_net "Net-(U5-Pad6)")
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(add_net "Net-(U7-Pad1)")
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(add_net "Net-(U8-Pad4)")
)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(module tomu-fpga:TVM-12V (layer F.Cu) (tedit 5BF411C5) (tstamp 5C01E6FD)
(at 97 38.75 135)
(path /5C191C29)
(fp_text reference D6 (at 2.474874 0 225) (layer F.SilkS)
(effects (font (size 0.8 0.8) (thickness 0.15)))
)
(fp_text value D_Small (at 0 -1.5 135) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -1.9 0.8) (end -1.9 -0.8) (layer F.CrtYd) (width 0.15))
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(fp_line (start 1.9 0.8) (end -1.9 0.8) (layer F.CrtYd) (width 0.15))
(fp_line (start 1.9 -0.8) (end 1.9 0.8) (layer F.CrtYd) (width 0.15))
(fp_line (start -1.9 -0.8) (end 1.9 -0.8) (layer F.CrtYd) (width 0.15))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(pad 2 smd roundrect (at 1.05 0 135) (size 1.2 1.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 2 GND))
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(pad 1 smd roundrect (at -1.05 0 135) (size 1.2 1.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 1 +5V))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(model ${KISYS3DMOD}/Diode_SMD.3dshapes/D_SMB.step
(at (xyz 0 0 0))
(scale (xyz 0.7 0.5 0.5))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(module tomu-fpga:TVM-5V (layer F.Cu) (tedit 5BF7B758) (tstamp 5C02FE4A)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(at 103 45 315)
(path /5C19202D)
(fp_text reference D8 (at 2.12132 0 45) (layer F.SilkS)
(effects (font (size 0.8 0.8) (thickness 0.15)))
)
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(fp_text value D_Small (at 0.300001 -1.7 315) (layer F.Fab)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -1.5 -0.8) (end 1.5 -0.8) (layer F.CrtYd) (width 0.15))
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(fp_line (start 1.5 -0.8) (end 1.5 0.8) (layer F.CrtYd) (width 0.15))
(fp_line (start 1.5 0.8) (end -1.5 0.8) (layer F.CrtYd) (width 0.15))
(fp_line (start -1.5 0.8) (end -1.5 -0.8) (layer F.CrtYd) (width 0.15))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(pad 1 smd roundrect (at -1 0 315) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 60 "Net-(D8-Pad1)"))
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(pad 2 smd roundrect (at 1 0 315) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 2 GND))
(model ${KISYS3DMOD}/Diode_SMD.3dshapes/D_0805_2012Metric.step
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
)
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(module tomu-fpga:TVM-5V (layer F.Cu) (tedit 5BF7B758) (tstamp 5C01B685)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(at 45 48 180)
(path /5C0A0D6F)
(fp_text reference D2 (at 3.25 0 180) (layer F.SilkS)
(effects (font (size 0.8 0.8) (thickness 0.15)))
)
(fp_text value D_Small (at 0.3 -1.7 180) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -1.5 -0.8) (end 1.5 -0.8) (layer F.CrtYd) (width 0.15))
(fp_line (start 1.5 -0.8) (end 1.5 0.8) (layer F.CrtYd) (width 0.15))
(fp_line (start 1.5 0.8) (end -1.5 0.8) (layer F.CrtYd) (width 0.15))
(fp_line (start -1.5 0.8) (end -1.5 -0.8) (layer F.CrtYd) (width 0.15))
(pad 1 smd roundrect (at -1 0 180) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 65 "Net-(D2-Pad1)"))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(pad 2 smd roundrect (at 1 0 180) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 2 GND))
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(model ${KISYS3DMOD}/Diode_SMD.3dshapes/D_0805_2012Metric.step
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
)
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(module tomu-fpga:TVM-5V (layer F.Cu) (tedit 5BF7B758) (tstamp 5C01B67B)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(at 44.75 45.75 180)
(path /5C0A1030)
(fp_text reference D3 (at 3 0 180) (layer F.SilkS)
(effects (font (size 0.8 0.8) (thickness 0.15)))
)
(fp_text value D_Small (at 0.3 -1.7 180) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -1.5 -0.8) (end 1.5 -0.8) (layer F.CrtYd) (width 0.15))
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(fp_line (start 1.5 -0.8) (end 1.5 0.8) (layer F.CrtYd) (width 0.15))
(fp_line (start 1.5 0.8) (end -1.5 0.8) (layer F.CrtYd) (width 0.15))
(fp_line (start -1.5 0.8) (end -1.5 -0.8) (layer F.CrtYd) (width 0.15))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(pad 1 smd roundrect (at -1 0 180) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 64 "Net-(D3-Pad1)"))
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(pad 2 smd roundrect (at 1 0 180) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 2 GND))
(model ${KISYS3DMOD}/Diode_SMD.3dshapes/D_0805_2012Metric.step
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
)
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(module tomu-fpga:TVM-5V (layer F.Cu) (tedit 5BF7B758) (tstamp 5C01EEBE)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(at 49.5 44.75 180)
(path /5C0A10BA)
(fp_text reference D4 (at 0 -1.75 180) (layer F.SilkS)
(effects (font (size 0.8 0.8) (thickness 0.15)))
)
(fp_text value D_Small (at 0.3 -1.7 180) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -1.5 -0.8) (end 1.5 -0.8) (layer F.CrtYd) (width 0.15))
(fp_line (start 1.5 -0.8) (end 1.5 0.8) (layer F.CrtYd) (width 0.15))
(fp_line (start 1.5 0.8) (end -1.5 0.8) (layer F.CrtYd) (width 0.15))
(fp_line (start -1.5 0.8) (end -1.5 -0.8) (layer F.CrtYd) (width 0.15))
(pad 1 smd roundrect (at -1 0 180) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 63 "Net-(D4-Pad1)"))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(pad 2 smd roundrect (at 1 0 180) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 2 GND))
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(model ${KISYS3DMOD}/Diode_SMD.3dshapes/D_0805_2012Metric.step
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
)
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(module tomu-fpga:TVM-5V (layer F.Cu) (tedit 5BF7B758) (tstamp 5C01B667)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(at 55.25 45.25)
(path /5C0A1146)
(fp_text reference D5 (at 0 1.7) (layer F.SilkS)
(effects (font (size 0.8 0.8) (thickness 0.15)))
)
(fp_text value D_Small (at 0.3 -1.7) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -1.5 -0.8) (end 1.5 -0.8) (layer F.CrtYd) (width 0.15))
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(fp_line (start 1.5 -0.8) (end 1.5 0.8) (layer F.CrtYd) (width 0.15))
(fp_line (start 1.5 0.8) (end -1.5 0.8) (layer F.CrtYd) (width 0.15))
(fp_line (start -1.5 0.8) (end -1.5 -0.8) (layer F.CrtYd) (width 0.15))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(pad 1 smd roundrect (at -1 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 62 "Net-(D5-Pad1)"))
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(pad 2 smd roundrect (at 1 0) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 2 GND))
(model ${KISYS3DMOD}/Diode_SMD.3dshapes/D_0805_2012Metric.step
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
)
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(module tomu-fpga:TVM-5V (layer F.Cu) (tedit 5BF7B758) (tstamp 5C01B65D)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(at 100.5 42.5 315)
(path /5C191F91)
(fp_text reference D7 (at -2.12132 0 225) (layer F.SilkS)
(effects (font (size 0.8 0.8) (thickness 0.15)))
)
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(fp_text value D_Small (at 0.300001 -1.7 315) (layer F.Fab)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -1.5 -0.8) (end 1.5 -0.8) (layer F.CrtYd) (width 0.15))
(fp_line (start 1.5 -0.8) (end 1.5 0.8) (layer F.CrtYd) (width 0.15))
(fp_line (start 1.5 0.8) (end -1.5 0.8) (layer F.CrtYd) (width 0.15))
(fp_line (start -1.5 0.8) (end -1.5 -0.8) (layer F.CrtYd) (width 0.15))
(pad 1 smd roundrect (at -1 0 315) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 61 "Net-(D7-Pad1)"))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(pad 2 smd roundrect (at 1 0 315) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 2 GND))
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(model ${KISYS3DMOD}/Diode_SMD.3dshapes/D_0805_2012Metric.step
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
)
(module tomu-fpga:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951E7) (tstamp 5BF35D28)
(at 38.75 60.82 270)
(descr "Resistor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "resistor handsolder")
(path /5BFD305D)
hardware: pcb: fix `virtual` and `smd` designation Some components were getting added to the BOM that shouldn't have been, and some were missing from the pick-and-place file. Update the `Placement Type` to be accurate according to assembly. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 03:32:32 +00:00
(attr smd)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(fp_text reference R13 (at -2.62 -3.05) (layer F.SilkS)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(fp_text value "0805, 10k, 1/16W (DNP)" (at 0 1.65 270) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(fp_text user %R (at 0 0 270) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(pad 2 smd roundrect (at 1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 17 /SPI_CS))
(pad 1 smd roundrect (at -1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 2 GND))
(model ${KIPRJMOD}/tomu-fpga.pretty/R_0805_HandSoldering.wrl
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(at (xyz 0 0 0))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(scale (xyz 1 1 1))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(rotate (xyz 0 0 0))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(module tomu-fpga:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951E7) (tstamp 5BF35C98)
(at 41.75 60.8 90)
(descr "Resistor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "resistor handsolder")
(path /5C493DB2)
(attr smd)
(fp_text reference R3 (at 2.5 -2.95 180) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value "0805, 10k, 1/16W" (at 0 1.65 90) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text user %R (at 0 0 90) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 3 +3V3))
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 17 /SPI_CS))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/R_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(module tomu-fpga:XTAL-2520 (layer F.Cu) (tedit 5BF9B13B) (tstamp 5BF28B82)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(at 74 52.4 180)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C0E8D0F)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(attr smd)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(fp_text reference U7 (at -1 1.8 180) (layer F.SilkS)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(effects (font (size 0.5 0.5) (thickness 0.1)))
)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(fp_text value "Crystal Oscillator" (at 0 1.7 180) (layer F.Fab)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(effects (font (size 0.2 0.2) (thickness 0.05)))
)
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(fp_line (start -1.5 -1.3) (end 1.5 -1.3) (layer F.CrtYd) (width 0.03))
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(fp_line (start 1.5 -1.3) (end 1.5 1.3) (layer F.CrtYd) (width 0.03))
(fp_line (start 1.5 1.3) (end -1.5 1.3) (layer F.CrtYd) (width 0.03))
(fp_line (start -1.5 1.3) (end -1.5 -1.3) (layer F.CrtYd) (width 0.03))
(fp_circle (center -1.825 1.25) (end -1.683579 1.25) (layer F.SilkS) (width 0.3))
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(pad 2 smd rect (at 0.925 0.725) (size 0.9 0.8) (layers F.Cu F.Paste F.Mask)
(net 2 GND))
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(pad 3 smd rect (at 0.925 -0.725) (size 0.9 0.8) (layers F.Cu F.Paste F.Mask)
(net 18 /OSC_IN))
(pad 4 smd rect (at -0.925 -0.725) (size 0.9 0.8) (layers F.Cu F.Paste F.Mask)
(net 3 +3V3))
(pad 1 smd rect (at -0.925 0.725) (size 0.9 0.8) (layers F.Cu F.Paste F.Mask)
(net 59 "Net-(U7-Pad1)"))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/Oscillator_SMD_TCXO_G158.wrl
(at (xyz 0 0 0))
(scale (xyz 0.1 0.2 0.1))
(rotate (xyz 0 0 0))
)
)
(module tomu-fpga:SPST-NO-Button (layer F.Cu) (tedit 5BF2D514) (tstamp 5BED8C7C)
(at 32 60 270)
(path /5D126443)
(attr smd)
(fp_text reference SW1 (at -0.2 -0.1 90) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(fp_text value Reset (at 0 4 90) (layer F.SilkS)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(effects (font (size 1.5 1.5) (thickness 0.2)))
)
(fp_line (start -4.6 3) (end -4.6 -3.1) (layer F.CrtYd) (width 0.2))
(fp_line (start 4.6 3) (end -4.6 3) (layer F.CrtYd) (width 0.2))
(fp_line (start 4.6 -3.1) (end 4.6 3) (layer F.CrtYd) (width 0.2))
(fp_line (start -4.6 -3.1) (end 4.6 -3.1) (layer F.CrtYd) (width 0.2))
(fp_line (start -1 -2.8) (end 0.7 -2.8) (layer F.SilkS) (width 0.2))
(fp_line (start 4.3 1) (end 4.3 -1.1) (layer F.SilkS) (width 0.2))
(fp_line (start -1 2.7) (end 0.7 2.7) (layer F.SilkS) (width 0.2))
(fp_line (start -4.3 1) (end -4.3 -1.1) (layer F.SilkS) (width 0.2))
(pad 1 smd rect (at -3.2 -1.9 270) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
(net 11 /CRESET) (solder_mask_margin 0.07))
(pad 3 smd rect (at -3.2 1.9 270) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
(net 2 GND) (solder_mask_margin 0.07))
(pad 2 smd rect (at 3.2 -1.9 270) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
(net 11 /CRESET) (solder_mask_margin 0.07))
(pad 4 smd rect (at 3.2 1.9 270) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
(net 2 GND) (solder_mask_margin 0.07))
(model ${KIPRJMOD}/tomu-fpga.pretty/SW_SPST_PTS645.wrl
(at (xyz 0 0 0))
(scale (xyz 0.8 0.8 0.2))
(rotate (xyz 0 0 0))
)
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(module tomu-fpga:SOIC-8 (layer F.Cu) (tedit 5BF9B116) (tstamp 5BED8CFA)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(at 43 67 270)
(path /5C1645BF)
(attr smd)
(fp_text reference U4 (at 3.75 0) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value "SPI Flash" (at 0 0 270) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(fp_circle (center -1.95 5.45) (end -1.825 5.425) (layer F.SilkS) (width 0.4))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(fp_line (start -1.905 2.6) (end -2.705 1.8) (layer F.SilkS) (width 0.15))
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(fp_line (start -2.7 1.8) (end -2.7 -2.7) (layer F.SilkS) (width 0.15))
(fp_line (start -2.705 -2.7) (end 2.7 -2.7) (layer F.SilkS) (width 0.15))
(fp_line (start 2.7 -2.7) (end 2.7 2.6) (layer F.SilkS) (width 0.15))
(fp_line (start 2.7 2.6) (end -1.905 2.6) (layer F.SilkS) (width 0.15))
(fp_line (start -2.9 -3.9) (end 2.9 -3.9) (layer F.CrtYd) (width 0.05))
(fp_line (start 2.9 -3.9) (end 2.9 4) (layer F.CrtYd) (width 0.05))
(fp_line (start 2.9 4) (end -2.9 4) (layer F.CrtYd) (width 0.05))
(fp_line (start -2.9 4) (end -2.9 -3.9) (layer F.CrtYd) (width 0.05))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(pad 8 smd rect (at -1.905 -3.6 270) (size 0.6 2) (layers F.Cu F.Paste F.Mask)
(net 3 +3V3))
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(pad 1 smd rect (at -1.905 3.5 270) (size 0.6 2) (layers F.Cu F.Paste F.Mask)
(net 17 /SPI_CS))
(pad 7 smd rect (at -0.635 -3.6 270) (size 0.6 2) (layers F.Cu F.Paste F.Mask)
(net 23 /SPI_IO3))
(pad 2 smd rect (at -0.635 3.5 270) (size 0.6 2) (layers F.Cu F.Paste F.Mask)
(net 21 /SPI_MISO))
(pad 6 smd rect (at 0.6 -3.6 270) (size 0.6 2) (layers F.Cu F.Paste F.Mask)
(net 22 /SPI_CLK))
(pad 3 smd rect (at 0.635 3.5 270) (size 0.6 2) (layers F.Cu F.Paste F.Mask)
(net 8 /SPI_IO2))
(pad 5 smd rect (at 1.9 -3.6 270) (size 0.6 2) (layers F.Cu F.Paste F.Mask)
(net 7 /SPI_MOSI))
(pad 4 smd rect (at 1.9 3.5 270) (size 0.6 2) (layers F.Cu F.Paste F.Mask)
(net 2 GND))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/SOIC-8-1EP_3.9x4.9mm_Pitch1.27mm.wrl
(at (xyz 0 0 0))
(scale (xyz 1.3 1 1))
(rotate (xyz 0 0 -90))
)
)
(module tomu-fpga:SPST-NO-Button (layer F.Cu) (tedit 5BF2D514) (tstamp 5BED8C6C)
(at 88 37 180)
(path /5C1DD9BA)
(attr smd)
(fp_text reference SW3 (at -0.25 -0.25 180) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value 6 (at 0 -6 180) (layer F.SilkS)
(effects (font (size 2 2) (thickness 0.25)))
)
(fp_line (start -4.6 3) (end -4.6 -3.1) (layer F.CrtYd) (width 0.2))
(fp_line (start 4.6 3) (end -4.6 3) (layer F.CrtYd) (width 0.2))
(fp_line (start 4.6 -3.1) (end 4.6 3) (layer F.CrtYd) (width 0.2))
(fp_line (start -4.6 -3.1) (end 4.6 -3.1) (layer F.CrtYd) (width 0.2))
(fp_line (start -1 -2.8) (end 0.7 -2.8) (layer F.SilkS) (width 0.2))
(fp_line (start 4.3 1) (end 4.3 -1.1) (layer F.SilkS) (width 0.2))
(fp_line (start -1 2.7) (end 0.7 2.7) (layer F.SilkS) (width 0.2))
(fp_line (start -4.3 1) (end -4.3 -1.1) (layer F.SilkS) (width 0.2))
(pad 1 smd rect (at -3.2 -1.9 180) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 30 "Net-(SW3-Pad1)") (solder_mask_margin 0.07))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(pad 3 smd rect (at -3.2 1.9 180) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
(net 2 GND) (solder_mask_margin 0.07))
(pad 2 smd rect (at 3.2 -1.9 180) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 30 "Net-(SW3-Pad1)") (solder_mask_margin 0.07))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(pad 4 smd rect (at 3.2 1.9 180) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
(net 2 GND) (solder_mask_margin 0.07))
(model ${KIPRJMOD}/tomu-fpga.pretty/SW_SPST_PTS645.wrl
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(at (xyz 0 0 0))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(scale (xyz 0.8 0.8 0.2))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(rotate (xyz 0 0 0))
)
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(module tomu-fpga:LED-RGB-5DS-UHD1110-FKA (layer F.Cu) (tedit 5BEA352D) (tstamp 5BED8E9C)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(at 76.6 53 180)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(path /5BD90F18)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(fp_text reference U10 (at -0.1 0.8 180) (layer F.SilkS)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(effects (font (size 0.2 0.2) (thickness 0.05)))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(fp_text value RGB-LED (at 0.1 -0.7 180) (layer F.Fab)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(effects (font (size 0.2 0.2) (thickness 0.05)))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_circle (center -0.8 -0.3) (end -0.8 -0.4) (layer F.SilkS) (width 0.15))
(fp_line (start -0.6 0.6) (end -0.6 -0.6) (layer F.CrtYd) (width 0.03))
(fp_line (start 0.6 0.6) (end -0.6 0.6) (layer F.CrtYd) (width 0.03))
(fp_line (start 0.6 -0.6) (end 0.6 0.6) (layer F.CrtYd) (width 0.03))
(fp_line (start -0.6 -0.6) (end 0.6 -0.6) (layer F.CrtYd) (width 0.03))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(pad 4 smd rect (at 0.3 0.3 180) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(net 3 +3V3))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(pad 3 smd rect (at -0.3 0.3 180) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 32 /LED_R))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(pad 2 smd rect (at 0.3 -0.3 180) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 33 /LED_G))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(pad 1 smd rect (at -0.3 -0.3 180) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 34 /LED_B))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(model ${KISYS3DMOD}/LEDs.3dshapes/LED_WS2812B-PLCC4.wrl
(offset (xyz 0 0 -0.03))
(scale (xyz 0.07000000000000001 0.07000000000000001 0.05))
(rotate (xyz 0 0 0))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
)
(module tomu-fpga:MEMS-20005625B (layer F.Cu) (tedit 5BEA34F1) (tstamp 5BED8E7B)
(at 71.6 52 270)
(path /5BDD6B36)
(fp_text reference U6 (at 0.2 1.1 270) (layer F.SilkS)
(effects (font (size 0.5 0.5) (thickness 0.1)))
)
(fp_text value "MEMS Oscillator (DNP)" (at 0.3 2.2 270) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.25)))
)
(fp_circle (center -1.1 0.4) (end -1.1 0.3) (layer F.SilkS) (width 0.15))
(fp_line (start -0.9 0.7) (end -0.9 -0.7) (layer F.CrtYd) (width 0.03))
(fp_line (start 1 0.7) (end -0.9 0.7) (layer F.CrtYd) (width 0.03))
(fp_line (start 1 -0.7) (end 1 0.7) (layer F.CrtYd) (width 0.03))
(fp_line (start -0.9 -0.7) (end 1 -0.7) (layer F.CrtYd) (width 0.03))
(pad 1 smd rect (at -0.705 0.31 270) (size 0.13 0.37) (layers F.Cu F.Paste F.Mask)
(net 3 +3V3))
(pad 1 smd trapezoid (at -0.641 0.56 90) (size 0.13 0.13) (rect_delta 0 0.129 ) (layers F.Cu F.Paste F.Mask)
(net 3 +3V3))
(pad 4 smd rect (at -0.6 -0.375 270) (size 0.35 0.5) (layers F.Cu F.Paste F.Mask)
(net 3 +3V3))
(pad 3 smd rect (at 0.6 -0.375 270) (size 0.35 0.5) (layers F.Cu F.Paste F.Mask)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(net 18 /OSC_IN))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 2 smd rect (at 0.6 0.375 270) (size 0.35 0.5) (layers F.Cu F.Paste F.Mask)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 smd rect (at -0.49 0.375 270) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
(net 3 +3V3))
(model ${KISYS3DMOD}/Oscillators.3dshapes/Oscillator_SMD_TCXO_G158.wrl
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(at (xyz 0 0 0))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(scale (xyz 0.06 0.1 0.05))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(rotate (xyz 0 0 0))
)
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(module tomu-fpga:LED_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BEA3470) (tstamp 5BED8E8F)
(at 83 77 180)
(descr "LED SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "LED handsolder")
(path /5D1C64EF)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_text reference D1 (at 2.9 -0.1 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_text value "Power LED" (at 0 1.65 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_circle (center -2.2 0) (end -2.2 -0.1) (layer F.SilkS) (width 0.15))
(fp_text user %R (at 0 0 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start -1.86 0.96) (end 1 0.96) (layer F.SilkS) (width 0.12))
(fp_line (start -1.86 -0.96) (end -1.86 0.96) (layer F.SilkS) (width 0.12))
(fp_line (start 1 -0.96) (end -1.86 -0.96) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.3) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.7 -0.6) (end -1 -0.3) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end -0.7 -0.6) (layer F.Fab) (width 0.1))
(pad 2 smd roundrect (at 1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 5 +2V5))
(pad 1 smd roundrect (at -1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 6 "Net-(D1-Pad1)"))
(model ${KIPRJMOD}/tomu-fpga.pretty/LED_0805.wrl
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(module tomu-fpga:Pin_Header_Straight_1x06_Pitch2.54mm (layer F.Cu) (tedit 5BEA3925) (tstamp 5C05D444)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(at 95.56 77.7 90)
(descr "Through hole straight pin header, 1x06, 2.54mm pitch, single row")
(tags "Through hole pin header THT 1x06 2.54mm single row")
(path /5EC9746F)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(fp_text reference J3 (at 0 -2.33 90) (layer F.SilkS) hide
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_text value PMOD (at 0 15.03 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_text user %R (at 0 6.35 180) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start 1.8 -1.8) (end -1.8 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.8 14.5) (end 1.8 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.8 14.5) (end 1.8 14.5) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.8 -1.8) (end -1.8 14.5) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.33 -1.33) (end 0 -1.33) (layer F.SilkS) (width 0.12))
(fp_line (start -1.33 0) (end -1.33 -1.33) (layer F.SilkS) (width 0.12))
(fp_line (start -1.33 1.27) (end 1.33 1.27) (layer F.SilkS) (width 0.12))
(fp_line (start 1.33 1.27) (end 1.33 14.03) (layer F.SilkS) (width 0.12))
(fp_line (start -1.33 1.27) (end -1.33 14.03) (layer F.SilkS) (width 0.12))
(fp_line (start -1.33 14.03) (end 1.33 14.03) (layer F.SilkS) (width 0.12))
(fp_line (start -1.27 -0.635) (end -0.635 -1.27) (layer F.Fab) (width 0.1))
(fp_line (start -1.27 13.97) (end -1.27 -0.635) (layer F.Fab) (width 0.1))
(fp_line (start 1.27 13.97) (end -1.27 13.97) (layer F.Fab) (width 0.1))
(fp_line (start 1.27 -1.27) (end 1.27 13.97) (layer F.Fab) (width 0.1))
(fp_line (start -0.635 -1.27) (end 1.27 -1.27) (layer F.Fab) (width 0.1))
(pad 6 thru_hole oval (at 0 12.7 90) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 3 +3V3))
(pad 5 thru_hole oval (at 0 10.16 90) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 2 GND))
(pad 4 thru_hole oval (at 0 7.62 90) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 55 /PMOD_4))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 3 thru_hole oval (at 0 5.08 90) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 57 /PMOD_3))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 2 thru_hole oval (at 0 2.54 90) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 56 /PMOD_2))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 thru_hole rect (at 0 0 90) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 58 /PMOD_1))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
)
(module tomu-fpga:USB-B (layer F.Cu) (tedit 5BDC3E7B) (tstamp 5BED8C50)
(at 105.605887 39.294365 135)
(path /5BD8B24F)
(solder_mask_margin 0.000001)
(solder_paste_margin 0.000001)
(clearance 0.000001)
(fp_text reference U9 (at 3 2 135) (layer F.SilkS) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value USB-B (at -2 2 135) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -5.8 8) (end 5.8 8) (layer F.CrtYd) (width 0.3))
(fp_line (start 5.8 8) (end 5.8 -3.8) (layer F.CrtYd) (width 0.3))
(fp_line (start 5.8 -3.8) (end -5.8 -3.8) (layer F.CrtYd) (width 0.3))
(fp_line (start -5.8 -3.8) (end -5.8 8) (layer F.CrtYd) (width 0.3))
(pad 1 smd trapezoid (at 3.5 6.7 315) (size 1.375 1.3) (rect_delta 0 1.374 ) (layers F.Cu F.Mask)
(net 1 +5V) (solder_mask_margin 0.000001) (solder_paste_margin 0.000001) (clearance 0.000001) (zone_connect 2) (thermal_width 0.000001) (thermal_gap 0.000001))
(pad 1 smd rect (at 2.8 6.699999 315) (size 1.375 1.3) (layers F.Cu F.Mask)
(net 1 +5V) (solder_mask_margin 0.000001) (solder_paste_margin 0.000001) (clearance 0.000001) (zone_connect 2) (thermal_width 0.000001) (thermal_gap 0.000001))
(pad 4 smd rect (at -2.81 6.699999 315) (size 1.375 1.3) (layers F.Cu F.Mask)
(net 2 GND) (solder_mask_margin 0.000001) (solder_paste_margin 0.000001) (clearance 0.000001) (zone_connect 2) (thermal_width 0.000001) (thermal_gap 0.000001))
(pad 4 smd trapezoid (at -3.5 6.7 315) (size 1.375 1.3) (rect_delta 0 1.374 ) (layers F.Cu F.Mask)
(net 2 GND) (solder_mask_margin 0.000001) (solder_paste_margin 0.000001) (clearance 0.000001) (zone_connect 2) (thermal_width 0.000001) (thermal_gap 0.000001))
(pad 3 smd rect (at -1 3 315) (size 1.75 6.41) (layers F.Cu F.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 60 "Net-(D8-Pad1)") (solder_mask_margin 0.000001) (solder_paste_margin 0.000001) (clearance 0.000001))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 2 smd rect (at 1 3 315) (size 1.75 6.41) (layers F.Cu F.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 61 "Net-(D7-Pad1)") (solder_mask_margin 0.000001) (solder_paste_margin 0.000001) (clearance 0.000001))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 smd rect (at 3.5 1.3 315) (size 2.75 9.5) (layers F.Cu F.Mask)
(net 1 +5V) (solder_mask_margin 0.000001) (solder_paste_margin 0.000001) (clearance 0.000001))
(pad 4 smd rect (at -3.5 1.3 315) (size 2.75 9.5) (layers F.Cu F.Mask)
(net 2 GND) (solder_mask_margin 0.000001) (solder_paste_margin 0.000001) (clearance 0.000001) (zone_connect 2) (thermal_width 0.000001) (thermal_gap 0.000001))
)
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED9067)
(at 79 67)
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
(path /5BECECF0)
(attr smd)
(fp_text reference C27 (at 3.5 0) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value "0805, 10nF, 10V, X5R, 20%" (at 0 1.65) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text user %R (at 0 0) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(pad 2 smd roundrect (at 1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 5 +2V5))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED9056)
(at 84 51)
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
(path /5C7EE944)
(attr smd)
(fp_text reference C26 (at 3.5 0) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value "0805, 10nF, 10V, X5R, 20%" (at 0 1.65) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text user %R (at 0 0) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(pad 2 smd roundrect (at 1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 2 GND))
(pad 1 smd roundrect (at -1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 3 +3V3))
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED9045)
(at 79 69)
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
(path /5BECED7C)
(attr smd)
(fp_text reference C25 (at 3.5 0) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text user %R (at 0 0) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 smd roundrect (at -1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 5 +2V5))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED9034)
(at 84 49)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C7EE93E)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C24 (at 3.5 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 3 +3V3))
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED9023)
(at 87 62 270)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BE5ACB9)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C23 (at -3.5 0 270) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(fp_text value "0805, 100nF, 10V, X5R, 20%" (at 0 1.65 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 smd roundrect (at -1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 29 /VCCPLL))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED9012)
(at 89 62.025 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BE5AF99)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C22 (at 3.525 0 90) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(fp_text value "0805, 10uF, 10V, X5R, 20%" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 29 /VCCPLL))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED9001)
(at 79 71)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C52D560)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C21 (at 3.5 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value "0805, 100nF, 10V, X5R, 20%" (at 0 1.65) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text user %R (at 0 0) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 smd roundrect (at -1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 5 +2V5))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BFE670D)
(at 64 61.6 90)
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
(path /5C5E5A07)
(attr smd)
(fp_text reference C20 (at -3.4 0 90) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value "0805, 100nF, 10V, X5R, 20%" (at 0 1.65 90) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text user %R (at 0 0 90) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 4 +1V2))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED8FDF)
(at 91 62.025 270)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BDC7C63)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C19 (at -3.525 0 270) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20% (DNP)" (at 0 1.65 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 smd roundrect (at -1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 29 /VCCPLL))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED8FCE)
(at 62 61.6 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C64A04D)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C18 (at -3.4 0 90) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 10nF, 10V, X5R, 20%" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 4 +1V2))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BFE6E5D)
(at 60 61.6 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C64A110)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C17 (at -3.4 0 90) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(fp_text user %R (at 0 0 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 4 +1V2))
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED9A67)
(at 91 66 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BDC7CFF)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C16 (at -3.5 0 90) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20% (DNP)" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 1 +5V))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BEDA165)
(at 65 55 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C71BAD4)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C14 (at 3.5 0 90) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 10nF, 10V, X5R, 20%" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 3 +3V3))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED8F8A)
(at 67 55 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
(path /5C71BB44)
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C15 (at 3.5 0 90) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 100nF, 10V, X5R, 20%" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 3 +3V3))
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BFE7834)
(at 63 55 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C71BA4C)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C13 (at 3.5 0 90) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(fp_text user %R (at 0 0 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 3 +3V3))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED8F68)
(at 72.4 49.2 270)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C1F1DFB)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(fp_text reference C11 (at 0 1.7 270) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 100nF, 10V, X5R, 20%" (at 0 1.65 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text user %R (at 0 0 270) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(pad 2 smd roundrect (at 1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 3 +3V3))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(pad 1 smd roundrect (at -1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 2 GND))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED9EFE)
(at 84.95 75)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BD6F643)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C10 (at -3.45 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 smd roundrect (at -1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 5 +2V5))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BFE6BD8)
(at 61 55 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BD6FE8F)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C9 (at -2.5 0 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(fp_text user %R (at 0 0 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 3 +3V3))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BFE77F2)
(at 55.4 61.625 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BD700C8)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C8 (at -2.875 0.1 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 4 +1V2))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED8F24)
(at 74.25 71.75 180)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C8902B6)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C7 (at 3 0 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 100nF, 10V, X5R, 20%" (at 0 1.65 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 3 +3V3))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED8F13)
(at 74.25 69.75 180)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C8902B0)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C6 (at 3 0 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 10nF, 10V, X5R, 20%" (at 0 1.65 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 smd roundrect (at -1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 3 +3V3))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED8F02)
(at 74.25 67.75 180)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C8902AA)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C5 (at 3 0 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text user %R (at 0 0 180) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(pad 2 smd roundrect (at 1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 2 GND))
(pad 1 smd roundrect (at -1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 3 +3V3))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED9E88)
(at 45 63 180)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BE02A6F)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C4 (at -3 0 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 100nF, 10V, X5R, 20%" (at 0 1.65 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 smd roundrect (at -1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 3 +3V3))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED8EE0)
(at 88.975 75 180)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BD7909F)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C3 (at -3.025 0 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 1 +5V))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BEDAB71)
(at 61 51 270)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BD861AF)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C2 (at -2.5 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 smd roundrect (at -1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 1 +5V))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED8EBE)
(at 55.4 57.575 270)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BD80E21)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C1 (at -2.575 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(fp_text user %R (at 0 0 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(pad 2 smd roundrect (at 1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(pad 1 smd roundrect (at -1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 1 +5V))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED8EAD)
(at 84 53)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
(path /5C7EE94A)
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C28 (at 3.5 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 100nF, 10V, X5R, 20%" (at 0 1.65) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 smd roundrect (at -1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 3 +3V3))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(module tomu-fpga:PinHeader_2x20_P2.54mm_Vertical (layer F.Cu) (tedit 5BEA3907) (tstamp 5BED8E6C)
(at 75 75 270)
(descr "Through hole straight pin header, 2x20, 2.54mm pitch, double rows")
(tags "Through hole pin header THT 2x20 2.54mm double row")
(path /5C14D2BF)
(fp_text reference J1 (at 1.27 -2.33 270) (layer F.SilkS) hide
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_text value Raspberry_Pi_2_3 (at 1.27 50.59 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_text user %R (at 1.27 24.13) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start 4.35 -1.8) (end -1.8 -1.8) (layer F.CrtYd) (width 0.05))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start 4.35 50.05) (end 4.35 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.8 50.05) (end 4.35 50.05) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.8 -1.8) (end -1.8 50.05) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.33 -1.33) (end 0 -1.33) (layer F.SilkS) (width 0.12))
(fp_line (start -1.33 0) (end -1.33 -1.33) (layer F.SilkS) (width 0.12))
(fp_line (start 1.27 -1.33) (end 3.87 -1.33) (layer F.SilkS) (width 0.12))
(fp_line (start 1.27 1.27) (end 1.27 -1.33) (layer F.SilkS) (width 0.12))
(fp_line (start -1.33 1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.12))
(fp_line (start 3.87 -1.33) (end 3.87 49.59) (layer F.SilkS) (width 0.12))
(fp_line (start -1.33 1.27) (end -1.33 49.59) (layer F.SilkS) (width 0.12))
(fp_line (start -1.33 49.59) (end 3.87 49.59) (layer F.SilkS) (width 0.12))
(fp_line (start -1.27 0) (end 0 -1.27) (layer F.Fab) (width 0.1))
(fp_line (start -1.27 49.53) (end -1.27 0) (layer F.Fab) (width 0.1))
(fp_line (start 3.81 49.53) (end -1.27 49.53) (layer F.Fab) (width 0.1))
(fp_line (start 3.81 -1.27) (end 3.81 49.53) (layer F.Fab) (width 0.1))
(fp_line (start 0 -1.27) (end 3.81 -1.27) (layer F.Fab) (width 0.1))
(pad 40 thru_hole oval (at 2.54 48.26 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 46 "Net-(J1-Pad40)"))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 39 thru_hole oval (at 0 48.26 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 38 thru_hole oval (at 2.54 45.72 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 37 "Net-(J1-Pad38)"))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 37 thru_hole oval (at 0 45.72 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 47 "Net-(J1-Pad37)"))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 36 thru_hole oval (at 2.54 43.18 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 28 "Net-(J1-Pad36)"))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 35 thru_hole oval (at 0 43.18 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 38 "Net-(J1-Pad35)"))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 34 thru_hole oval (at 2.54 40.64 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 33 thru_hole oval (at 0 40.64 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 39 "Net-(J1-Pad33)"))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 32 thru_hole oval (at 2.54 38.1 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 40 "Net-(J1-Pad32)"))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 31 thru_hole oval (at 0 38.1 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 41 "Net-(J1-Pad31)"))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 30 thru_hole oval (at 2.54 35.56 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 29 thru_hole oval (at 0 35.56 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 42 "Net-(J1-Pad29)"))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 28 thru_hole oval (at 2.54 33.02 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 43 "Net-(J1-Pad28)"))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 27 thru_hole oval (at 0 33.02 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 44 "Net-(J1-Pad27)"))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 26 thru_hole oval (at 2.54 30.48 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 69 /DBG_6))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 25 thru_hole oval (at 0 30.48 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 24 thru_hole oval (at 2.54 27.94 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 17 /SPI_CS))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 23 thru_hole oval (at 0 27.94 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(net 22 /SPI_CLK))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 22 thru_hole oval (at 2.54 25.4 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(net 23 /SPI_IO3))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 21 thru_hole oval (at 0 25.4 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(net 21 /SPI_MISO))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 20 thru_hole oval (at 2.54 22.86 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 19 thru_hole oval (at 0 22.86 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 7 /SPI_MOSI))
(pad 18 thru_hole oval (at 2.54 20.32 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 8 /SPI_IO2))
(pad 17 thru_hole oval (at 0 20.32 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 9 "Net-(J1-Pad17)"))
(pad 16 thru_hole oval (at 2.54 17.78 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 54 "Net-(J1-Pad16)"))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 15 thru_hole oval (at 0 17.78 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 68 /DBG_5))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 14 thru_hole oval (at 2.54 15.24 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 13 thru_hole oval (at 0 15.24 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 11 /CRESET))
(pad 12 thru_hole oval (at 2.54 12.7 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 12 /DBG_4))
(pad 11 thru_hole oval (at 0 12.7 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 13 /CDONE))
(pad 10 thru_hole oval (at 2.54 10.16 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 14 /UART_RX))
(pad 9 thru_hole oval (at 0 10.16 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 8 thru_hole oval (at 2.54 7.62 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 15 /UART_TX))
(pad 7 thru_hole oval (at 0 7.62 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 67 /DBG_3))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 6 thru_hole oval (at 2.54 5.08 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 5 thru_hole oval (at 0 5.08 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 66 /DBG_2))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 4 thru_hole oval (at 2.54 2.54 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 1 +5V))
(pad 3 thru_hole oval (at 0 2.54 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 10 /DBG_1))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 2 thru_hole oval (at 2.54 0 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 1 +5V))
(pad 1 thru_hole rect (at 0 0 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 16 "Net-(J1-Pad1)"))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(module tomu-fpga:QFN-48-1EP_7x7mm_P0.5mm_EP5.6x5.6mm (layer F.Cu) (tedit 5BF9B0F3) (tstamp 5BED8E2E)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(at 74 60)
(descr "QFN, 48 Pin (http://www.st.com/resource/en/datasheet/stm32f042k6.pdf (Page 94)), generated with kicad-footprint-generator ipc_dfn_qfn_generator.py")
(tags "QFN DFN_QFN")
(path /5C122971)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference U5 (at 3.3 4.9) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value ICE40UP5K-SG48I (at 0 4.82) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(fp_circle (center -4.625 -2.775) (end -4.513197 -2.775) (layer F.SilkS) (width 0.4))
(fp_line (start 3.135 -3.61) (end 3.61 -3.61) (layer F.SilkS) (width 0.12))
(fp_line (start 3.61 -3.61) (end 3.61 -3.135) (layer F.SilkS) (width 0.12))
(fp_line (start -3.135 3.61) (end -3.61 3.61) (layer F.SilkS) (width 0.12))
(fp_line (start -3.61 3.61) (end -3.61 3.135) (layer F.SilkS) (width 0.12))
(fp_line (start 3.135 3.61) (end 3.61 3.61) (layer F.SilkS) (width 0.12))
(fp_line (start 3.61 3.61) (end 3.61 3.135) (layer F.SilkS) (width 0.12))
(fp_line (start -3.135 -3.61) (end -3.61 -3.61) (layer F.SilkS) (width 0.12))
(fp_line (start -2.5 -3.5) (end 3.5 -3.5) (layer F.Fab) (width 0.1))
(fp_line (start 3.5 -3.5) (end 3.5 3.5) (layer F.Fab) (width 0.1))
(fp_line (start 3.5 3.5) (end -3.5 3.5) (layer F.Fab) (width 0.1))
(fp_line (start -3.5 3.5) (end -3.5 -2.5) (layer F.Fab) (width 0.1))
(fp_line (start -3.5 -2.5) (end -2.5 -3.5) (layer F.Fab) (width 0.1))
(fp_line (start -4.12 -4.12) (end -4.12 4.12) (layer F.CrtYd) (width 0.05))
(fp_line (start -4.12 4.12) (end 4.12 4.12) (layer F.CrtYd) (width 0.05))
(fp_line (start 4.12 4.12) (end 4.12 -4.12) (layer F.CrtYd) (width 0.05))
(fp_line (start 4.12 -4.12) (end -4.12 -4.12) (layer F.CrtYd) (width 0.05))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(pad 49 smd roundrect (at 0 0) (size 5.6 5.6) (layers F.Cu F.Mask) (roundrect_rratio 0.044643)
(net 2 GND))
(pad "" smd roundrect (at -2.1 -2.1) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at -2.1 -0.7) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at -2.1 0.7) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at -2.1 2.1) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at -0.7 -2.1) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at -0.7 -0.7) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at -0.7 0.7) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at -0.7 2.1) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at 0.7 -2.1) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at 0.7 -0.7) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at 0.7 0.7) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at 0.7 2.1) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at 2.1 -2.1) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at 2.1 -0.7) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at 2.1 0.7) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at 2.1 2.1) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad 1 smd roundrect (at -3.4375 -2.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 3 +3V3))
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(pad 2 smd roundrect (at -3.4375 -2.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 50 "Net-(U5-Pad2)"))
(pad 3 smd roundrect (at -3.4375 -1.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 51 "Net-(U5-Pad3)"))
(pad 4 smd roundrect (at -3.4375 -1.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 52 "Net-(U5-Pad4)"))
(pad 5 smd roundrect (at -3.4375 -0.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(net 4 +1V2))
(pad 6 smd roundrect (at -3.4375 -0.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 53 "Net-(U5-Pad6)"))
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(pad 7 smd roundrect (at -3.4375 0.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 13 /CDONE))
(pad 8 smd roundrect (at -3.4375 0.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 11 /CRESET))
(pad 9 smd roundrect (at -3.4375 1.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 69 /DBG_6))
(pad 10 smd roundrect (at -3.4375 1.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 68 /DBG_5))
(pad 11 smd roundrect (at -3.4375 2.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 67 /DBG_3))
(pad 12 smd roundrect (at -3.4375 2.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 66 /DBG_2))
(pad 13 smd roundrect (at -2.75 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 14 /UART_RX))
(pad 14 smd roundrect (at -2.25 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 7 /SPI_MOSI))
(pad 15 smd roundrect (at -1.75 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 22 /SPI_CLK))
(pad 16 smd roundrect (at -1.25 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 17 /SPI_CS))
(pad 17 smd roundrect (at -0.75 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 21 /SPI_MISO))
(pad 18 smd roundrect (at -0.25 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 8 /SPI_IO2))
(pad 19 smd roundrect (at 0.25 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 23 /SPI_IO3))
(pad 20 smd roundrect (at 0.75 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 10 /DBG_1))
(pad 21 smd roundrect (at 1.25 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 15 /UART_TX))
(pad 22 smd roundrect (at 1.75 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 3 +3V3))
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(pad 23 smd roundrect (at 2.25 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 12 /DBG_4))
(pad 24 smd roundrect (at 2.75 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 5 +2V5))
(pad 25 smd roundrect (at 3.4375 2.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 58 /PMOD_1))
(pad 26 smd roundrect (at 3.4375 2.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 56 /PMOD_2))
(pad 27 smd roundrect (at 3.4375 1.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 57 /PMOD_3))
(pad 28 smd roundrect (at 3.4375 1.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 55 /PMOD_4))
(pad 29 smd roundrect (at 3.4375 0.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 29 /VCCPLL))
(pad 30 smd roundrect (at 3.4375 0.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 4 +1V2))
(pad 31 smd roundrect (at 3.4375 -0.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 45 "Net-(U5-Pad31)"))
(pad 32 smd roundrect (at 3.4375 -0.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 36 "Net-(U5-Pad32)"))
(pad 33 smd roundrect (at 3.4375 -1.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 3 +3V3))
(pad 34 smd roundrect (at 3.4375 -1.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 20 /ICE_USBP))
(pad 35 smd roundrect (at 3.4375 -2.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 48 /PU_CTRL_USBP))
(pad 36 smd roundrect (at 3.4375 -2.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 49 /PU_CTRL_USBN))
(pad 37 smd roundrect (at 2.75 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 19 /ICE_USBN))
(pad 38 smd roundrect (at 2.25 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 30 "Net-(SW3-Pad1)"))
(pad 39 smd roundrect (at 1.75 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 32 /LED_R))
(pad 40 smd roundrect (at 1.25 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 34 /LED_B))
(pad 41 smd roundrect (at 0.75 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 33 /LED_G))
(pad 42 smd roundrect (at 0.25 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 31 "Net-(SW4-Pad1)"))
(pad 43 smd roundrect (at -0.25 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 35 "Net-(U5-Pad43)"))
(pad 44 smd roundrect (at -0.75 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 18 /OSC_IN))
(pad 45 smd roundrect (at -1.25 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 62 "Net-(D5-Pad1)"))
(pad 46 smd roundrect (at -1.75 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 63 "Net-(D4-Pad1)"))
(pad 47 smd roundrect (at -2.25 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 64 "Net-(D3-Pad1)"))
(pad 48 smd roundrect (at -2.75 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 65 "Net-(D2-Pad1)"))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/QFN-48-1EP_7x7mm_Pitch0.5mm.wrl
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951E7) (tstamp 5BED8D93)
(at 85 60 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Resistor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "resistor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BF5243E)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference R10 (at 3.5 0 90) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(fp_text value "0805, 100ohm, 1/16W, 1%" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(fp_text user %R (at 0 0 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 4 +1V2))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 29 /VCCPLL))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/R_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951E7) (tstamp 5BED8D71)
(at 35.225 50.5)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Resistor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "resistor handsolder")
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(path /5C41A61D)
(attr smd)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(fp_text reference R4 (at 3.275 0) (layer F.SilkS)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value "0805, 10k, 1/16W (DNP)" (at 0 1.65) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 13 /CDONE))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 smd roundrect (at -1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 3 +3V3))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/R_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(module tomu-fpga:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951E7) (tstamp 5C01E6D4)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(at 98.275216 44.724784 45)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Resistor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "resistor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C39F47B)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference R8 (at -3.14632 0 45) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1.5k, 1/16W, 1%" (at 0 1.65 45) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 45) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(pad 2 smd roundrect (at 1.025 0 45) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 61 "Net-(D7-Pad1)"))
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(pad 1 smd roundrect (at -1.025 0 45) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 49 /PU_CTRL_USBN))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/R_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(module tomu-fpga:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951E7) (tstamp 5C05BEFB)
(at 96.824784 43.275216 45)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Resistor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "resistor handsolder")
(path /5BDB01D9)
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference R11 (at -3.499873 0 45) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 22ohm, 1/16W, 1%" (at 0 1.65 45) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 45) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(pad 2 smd roundrect (at 1.025 0 45) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 61 "Net-(D7-Pad1)"))
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(pad 1 smd roundrect (at -1.025 0 45) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(net 19 /ICE_USBN))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/R_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(module tomu-fpga:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951E7) (tstamp 5C05BF8D)
(at 101.2 47.6 45)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Resistor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "resistor handsolder")
(path /5BDB00B1)
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference R12 (at -3.571195 0 45) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(fp_text value "0805, 22ohm, 1/16W, 1%" (at 0 2.757716 45) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 45) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(pad 2 smd roundrect (at 1.025 0 45) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 60 "Net-(D8-Pad1)"))
hardware: pcb: commit evt2 version of pcb Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:25:39 +00:00
(pad 1 smd roundrect (at -1.025 0 45) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(net 20 /ICE_USBP))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/R_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951E7) (tstamp 5BED8D2D)
(at 35.25 52.5)
(descr "Resistor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "resistor handsolder")
(path /5C0F3302)
(attr smd)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(fp_text reference R1 (at 2.75 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 10k, 1/16W" (at 0 1.65) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.08)))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 3 +3V3))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 smd roundrect (at -1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 11 /CRESET))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/R_0805_HandSoldering.wrl
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(at (xyz 0 0 0))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(scale (xyz 1 1 1))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951E7) (tstamp 5BED8D1C)
(at 87.025 77 180)
(descr "Resistor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "resistor handsolder")
(path /5D1C6F06)
(attr smd)
(fp_text reference R2 (at -2.875 -0.1 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1.5k, 1/16W, 1%" (at 0 1.65 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 180) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(pad 2 smd roundrect (at 1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 6 "Net-(D1-Pad1)"))
(pad 1 smd roundrect (at -1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 2 GND))
(model ${KIPRJMOD}/tomu-fpga.pretty/R_0805_HandSoldering.wrl
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(at (xyz 0 0 0))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(scale (xyz 1 1 1))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(rotate (xyz 0 0 0))
)
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(module tomu-fpga:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951E7) (tstamp 5BF9D25C)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(at 99.8 46.2 45)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(descr "Resistor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "resistor handsolder")
(path /5BDC6632)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference R9 (at -3.217641 0 45) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1.5k, 1/16W, 1%" (at 0 1.65 45) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 45) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.08)))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(pad 2 smd roundrect (at 1.024999 0 45) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 60 "Net-(D8-Pad1)"))
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(pad 1 smd roundrect (at -1.024999 0 45) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 48 /PU_CTRL_USBP))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/R_0805_HandSoldering.wrl
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(module tomu-fpga:SOT-23-5_HandSoldering (layer F.Cu) (tedit 5BF9B0D0) (tstamp 5C00269A)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(at 94 64 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "5-pin SOT23 package")
(tags "SOT-23-5 hand-soldering")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BDB73B2)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference U8 (at -0.1 2.8 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(fp_text value "LDO-SOT23-1.2V (DNP)" (at 0 2.9 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(fp_circle (center -2.775 -0.925) (end -2.671922 -0.925) (layer F.SilkS) (width 0.2))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.075)))
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(fp_line (start -0.9 1.61) (end 0.9 1.61) (layer F.SilkS) (width 0.12))
(fp_line (start 0.9 -1.61) (end -1.55 -1.61) (layer F.SilkS) (width 0.12))
(fp_line (start -0.9 -0.9) (end -0.25 -1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 -1.55) (end -0.25 -1.55) (layer F.Fab) (width 0.1))
(fp_line (start -0.9 -0.9) (end -0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 1.55) (end -0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 -1.55) (end 0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start -2.38 -1.8) (end 2.38 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start -2.38 -1.8) (end -2.38 1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start 2.38 1.8) (end 2.38 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start 2.38 1.8) (end -2.38 1.8) (layer F.CrtYd) (width 0.05))
(pad 1 smd rect (at -1.35 -0.95 90) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 1 +5V))
(pad 2 smd rect (at -1.35 0 90) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(pad 3 smd rect (at -1.35 0.95 90) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 1 +5V))
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(pad 4 smd rect (at 1.35 0.95 90) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 27 "Net-(U8-Pad4)"))
(pad 5 smd rect (at 1.35 -0.95 90) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 29 /VCCPLL))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/SOT-23-5.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(module tomu-fpga:SOT-23-5_HandSoldering (layer F.Cu) (tedit 5BF9B0D0) (tstamp 5BED8CCE)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(at 52.35 59.95 270)
(descr "5-pin SOT23 package")
(tags "SOT-23-5 hand-soldering")
(path /5BD6EF0E)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference U1 (at 3.05 0.1) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value LDO-SOT23-1.2V (at 0 2.9 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(fp_circle (center -2.775 -0.925) (end -2.671922 -0.925) (layer F.SilkS) (width 0.2))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.075)))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(fp_line (start -0.9 1.61) (end 0.9 1.61) (layer F.SilkS) (width 0.12))
(fp_line (start 0.9 -1.61) (end -1.55 -1.61) (layer F.SilkS) (width 0.12))
(fp_line (start -0.9 -0.9) (end -0.25 -1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 -1.55) (end -0.25 -1.55) (layer F.Fab) (width 0.1))
(fp_line (start -0.9 -0.9) (end -0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 1.55) (end -0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 -1.55) (end 0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start -2.38 -1.8) (end 2.38 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start -2.38 -1.8) (end -2.38 1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start 2.38 1.8) (end 2.38 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start 2.38 1.8) (end -2.38 1.8) (layer F.CrtYd) (width 0.05))
(pad 1 smd rect (at -1.35 -0.95 270) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 1 +5V))
(pad 2 smd rect (at -1.35 0 270) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(pad 3 smd rect (at -1.35 0.95 270) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 1 +5V))
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(pad 4 smd rect (at 1.35 0.95 270) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 24 "Net-(U1-Pad4)"))
(pad 5 smd rect (at 1.35 -0.95 270) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 4 +1V2))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/SOT-23-5.wrl
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(at (xyz 0 0 0))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(scale (xyz 1 1 1))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(rotate (xyz 0 0 0))
)
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(module tomu-fpga:SOT-23-5_HandSoldering (layer F.Cu) (tedit 5BF9B0D0) (tstamp 5BFE9971)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(at 58 53 270)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "5-pin SOT23 package")
(tags "SOT-23-5 hand-soldering")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BD6EE82)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference U2 (at 3.25 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value LDO-SOT23-3.3V (at 0 2.9 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(fp_circle (center -2.775 -0.925) (end -2.671922 -0.925) (layer F.SilkS) (width 0.2))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.075)))
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(fp_line (start -0.9 1.61) (end 0.9 1.61) (layer F.SilkS) (width 0.12))
(fp_line (start 0.9 -1.61) (end -1.55 -1.61) (layer F.SilkS) (width 0.12))
(fp_line (start -0.9 -0.9) (end -0.25 -1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 -1.55) (end -0.25 -1.55) (layer F.Fab) (width 0.1))
(fp_line (start -0.9 -0.9) (end -0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 1.55) (end -0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 -1.55) (end 0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start -2.38 -1.8) (end 2.38 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start -2.38 -1.8) (end -2.38 1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start 2.38 1.8) (end 2.38 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start 2.38 1.8) (end -2.38 1.8) (layer F.CrtYd) (width 0.05))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd rect (at -1.35 -0.95 270) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 1 +5V))
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(pad 2 smd rect (at -1.35 0 270) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 2 GND))
(pad 3 smd rect (at -1.35 0.95 270) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 4 +1V2))
(pad 4 smd rect (at 1.35 0.95 270) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 25 "Net-(U2-Pad4)"))
(pad 5 smd rect (at 1.35 -0.95 270) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 3 +3V3))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/SOT-23-5.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(module tomu-fpga:SOT-23-5_HandSoldering (layer F.Cu) (tedit 5BF9B0D0) (tstamp 5BED8CA2)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(at 87 72 180)
(descr "5-pin SOT23 package")
(tags "SOT-23-5 hand-soldering")
(path /5BD6EEEA)
(attr smd)
(fp_text reference U3 (at 0 3 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value LDO-SOT23-2.5V (at 0 2.9 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(fp_circle (center -2.775 -0.925) (end -2.671922 -0.925) (layer F.SilkS) (width 0.2))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 270) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.075)))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(fp_line (start -0.9 1.61) (end 0.9 1.61) (layer F.SilkS) (width 0.12))
(fp_line (start 0.9 -1.61) (end -1.55 -1.61) (layer F.SilkS) (width 0.12))
(fp_line (start -0.9 -0.9) (end -0.25 -1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 -1.55) (end -0.25 -1.55) (layer F.Fab) (width 0.1))
(fp_line (start -0.9 -0.9) (end -0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 1.55) (end -0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 -1.55) (end 0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start -2.38 -1.8) (end 2.38 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start -2.38 -1.8) (end -2.38 1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start 2.38 1.8) (end 2.38 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start 2.38 1.8) (end -2.38 1.8) (layer F.CrtYd) (width 0.05))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 smd rect (at -1.35 -0.95 180) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 1 +5V))
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(pad 2 smd rect (at -1.35 0 180) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 2 GND))
(pad 3 smd rect (at -1.35 0.95 180) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 3 +3V3))
(pad 4 smd rect (at 1.35 0.95 180) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 26 "Net-(U3-Pad4)"))
(pad 5 smd rect (at 1.35 -0.95 180) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 5 +2V5))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/SOT-23-5.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(rotate (xyz 0 0 0))
)
)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(module tomu-fpga:SPST-NO-Button (layer F.Cu) (tedit 5BF2D514) (tstamp 5BED8C8C)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(at 78 37 180)
(path /5C1DDAF6)
hardware: pcb: fix `virtual` and `smd` designation Some components were getting added to the BOM that shouldn't have been, and some were missing from the pick-and-place file. Update the `Placement Type` to be accurate according to assembly. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 03:32:32 +00:00
(attr smd)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(fp_text reference SW4 (at -0.25 0 180) (layer F.SilkS)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(fp_text value 5 (at -0.25 -6.25 180) (layer F.SilkS)
(effects (font (size 2 2) (thickness 0.25)))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_line (start -4.6 3) (end -4.6 -3.1) (layer F.CrtYd) (width 0.2))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start 4.6 3) (end -4.6 3) (layer F.CrtYd) (width 0.2))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(fp_line (start 4.6 -3.1) (end 4.6 3) (layer F.CrtYd) (width 0.2))
(fp_line (start -4.6 -3.1) (end 4.6 -3.1) (layer F.CrtYd) (width 0.2))
(fp_line (start -1 -2.8) (end 0.7 -2.8) (layer F.SilkS) (width 0.2))
(fp_line (start 4.3 1) (end 4.3 -1.1) (layer F.SilkS) (width 0.2))
(fp_line (start -1 2.7) (end 0.7 2.7) (layer F.SilkS) (width 0.2))
(fp_line (start -4.3 1) (end -4.3 -1.1) (layer F.SilkS) (width 0.2))
(pad 1 smd rect (at -3.2 -1.9 180) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 31 "Net-(SW4-Pad1)") (solder_mask_margin 0.07))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(pad 3 smd rect (at -3.2 1.9 180) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 2 GND) (solder_mask_margin 0.07))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(pad 2 smd rect (at 3.2 -1.9 180) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 31 "Net-(SW4-Pad1)") (solder_mask_margin 0.07))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(pad 4 smd rect (at 3.2 1.9 180) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 2 GND) (solder_mask_margin 0.07))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/SW_SPST_PTS645.wrl
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(at (xyz 0 0 0))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(scale (xyz 0.8 0.8 0.2))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:Touchpads (layer F.Cu) (tedit 5BD9311D) (tstamp 5BED8C5C)
(at 49 36)
(path /5BE44C19)
(fp_text reference SW2 (at -24 3 90) (layer F.SilkS) hide
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "Captouch Pads" (at -0.1 9) (layer F.Fab)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_text user 4 (at 18 7) (layer F.SilkS)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(effects (font (size 2 2) (thickness 0.25)))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_text user 3 (at 6 7) (layer F.SilkS)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(effects (font (size 2 2) (thickness 0.25)))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_text user 2 (at -6 7) (layer F.SilkS)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(effects (font (size 2 2) (thickness 0.25)))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(fp_text user 1 (at -18 7) (layer F.SilkS)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(effects (font (size 2 2) (thickness 0.25)))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 4 smd rect (at 18 0 180) (size 10 10) (layers F.Cu F.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 62 "Net-(D5-Pad1)"))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 3 smd rect (at 6 0 180) (size 10 10) (layers F.Cu F.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 63 "Net-(D4-Pad1)"))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 2 smd rect (at -6 0 180) (size 10 10) (layers F.Cu F.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 64 "Net-(D3-Pad1)"))
hardware: pcb: update footprints and 3d models for pin 1 marker Update the footprints so that the pin 1 marker is actually visible by using silk where possible. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-13 02:51:06 +00:00
(pad 1 smd rect (at -18 0 180) (size 10 10) (layers F.Cu F.Mask)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(net 65 "Net-(D2-Pad1)"))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(gr_text G (at 44.5 73) (layer F.SilkS) (tstamp 5BF8A6C3)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text D6 (at 44.5 79.4) (layer F.SilkS) (tstamp 5BF8A6C0)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text D5 (at 57.2 73.1) (layer F.SilkS) (tstamp 5BF89A97)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text D4 (at 62.3 79.4) (layer F.SilkS) (tstamp 5BF88BC4)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text G (at 64.9 73.1) (layer F.SilkS) (tstamp 5BF85F9E)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text G (at 52.1 79.4) (layer F.SilkS) (tstamp 5BF85D3C)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text 5V (at 75 79.4) (layer F.SilkS) (tstamp 5BF85838)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text 5V (at 72.5 79.4) (layer F.SilkS) (tstamp 5BF85110)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text G (at 69.9 79.4) (layer F.SilkS) (tstamp 5BF84EAE)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text G (at 59.8 79.4) (layer F.SilkS) (tstamp 5BF88BC9)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text S2 (at 54.8 79.4) (layer F.SilkS) (tstamp 5BF84282)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text S3 (at 49.7 79.4) (layer F.SilkS) (tstamp 5BF83DBE)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text SC (at 47.1 79.4) (layer F.SilkS) (tstamp 5BF8311A)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text TX (at 67.5 79.4) (layer F.SilkS) (tstamp 5BF8057F)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text RX (at 64.8 79.4) (layer F.SilkS) (tstamp 5BF88C0B)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text D1 (at 72.5 73.1) (layer F.SilkS) (tstamp 5BF7FBF7)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text D2 (at 69.9 73) (layer F.SilkS) (tstamp 5BF7F733)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text D3 (at 67.3 73) (layer F.SilkS) (tstamp 5BF7F26F)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text CD (at 62.25 73) (layer F.SilkS) (tstamp 5BF7EDAB)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text CR (at 59.75 73) (layer F.SilkS) (tstamp 5BF7E8E7)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text MO (at 52 73) (layer F.SilkS) (tstamp 5BF7DCFD)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text MI (at 49.5 73) (layer F.SilkS) (tstamp 5BF7D839)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
(gr_text SK (at 47 73) (layer F.SilkS) (tstamp 5BF7CEB1)
(effects (font (size 0.7 0.7) (thickness 0.175)))
)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(gr_text GND (at 31 50.5 90) (layer F.SilkS) (tstamp 5BF530E3)
(effects (font (size 1.5 1.5) (thickness 0.3)))
)
(gr_line (start 29.5 53) (end 25 53) (layer F.SilkS) (width 0.2))
(gr_line (start 29.5 48) (end 29.5 53) (layer F.SilkS) (width 0.2))
(gr_line (start 25 48) (end 29.5 48) (layer F.SilkS) (width 0.2))
(gr_poly (pts (xy 24.5 48) (xy 29.5 48) (xy 29.5 53) (xy 24.5 53)) (layer B.Mask) (width 0.15) (tstamp 5BF52155))
(gr_text 3.3V (at 31 70 90) (layer F.SilkS)
(effects (font (size 1.5 1.5) (thickness 0.3)))
)
(gr_poly (pts (xy 24.5 67.5) (xy 29.5 67.5) (xy 29.5 72.5) (xy 24.5 72.5)) (layer F.Mask) (width 0.15))
(gr_text 1 (at 95.6 75.7) (layer F.SilkS) (tstamp 5BF4F706)
(effects (font (size 1 1) (thickness 0.2)))
)
(gr_text 2 (at 98.1 75.7) (layer F.SilkS) (tstamp 5BF4F6FF)
(effects (font (size 1 1) (thickness 0.2)))
)
(gr_text 3 (at 100.6 75.7) (layer F.SilkS) (tstamp 5BF4F6FB)
(effects (font (size 1 1) (thickness 0.2)))
)
(gr_text 4 (at 103.1 75.7) (layer F.SilkS) (tstamp 5BF4F6F7)
(effects (font (size 1 1) (thickness 0.2)))
)
(gr_text G (at 105.7 75.7) (layer F.SilkS) (tstamp 5BF4E98F)
(effects (font (size 1 1) (thickness 0.2)))
)
(gr_text 3V (at 108.3 75.7) (layer F.SilkS) (tstamp 5BF4E2E7)
(effects (font (size 1 1) (thickness 0.2)))
)
(gr_text PD (at 37.1 60.8 270) (layer F.SilkS)
(effects (font (size 0.8 0.8) (thickness 0.1)))
)
(gr_line (start 98.6 38) (end 106 30.6) (layer Edge.Cuts) (width 0.15) (tstamp 5BF32414))
(gr_line (start 114.4 37.4) (end 107.6 30.6) (layer Edge.Cuts) (width 0.15) (tstamp 5BF32376))
hardware: pcb: update drill offset, add mfg notes Add a note indicating the PCB thickness and color. Also, move the drill origin to the lower-left corner, to aid in machine assembly. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 05:48:45 +00:00
(gr_text "PCB Thickness: 2.4mm\nSoldermask: Dark Blue\nSilk: White" (at 25.4 25.4) (layer Cmts.User)
(effects (font (size 1.5 1.5) (thickness 0.3)) (justify left))
)
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(gr_text "(c) sean@xobs.io\nApache 2.0 License" (at 96.8 55.4) (layer F.SilkS) (tstamp 5C056FAB)
(effects (font (size 0.7 0.7) (thickness 0.15)) (justify left))
)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(gr_text "Tomu FPGA EVT2\nDesigned in\nSingapore\n12/2018\ntomu.im/fpga-evt2/" (at 113.7 64.8) (layer F.SilkS)
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(effects (font (size 1.3 1.3) (thickness 0.25)) (justify right))
)
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(gr_text "Raspberry Pi" (at 37 72.74) (layer F.SilkS)
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(effects (font (size 1 1) (thickness 0.2)))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(gr_text PMOD (at 102 74.2) (layer F.SilkS)
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(effects (font (size 1 1) (thickness 0.2)))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
)
(gr_text Pwr (at 83.4 78.8) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(gr_text PU (at 43.4 60.7 90) (layer F.SilkS)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(effects (font (size 0.8 0.8) (thickness 0.1)))
)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(gr_line (start 106 30.6) (end 107.6 30.6) (layer Edge.Cuts) (width 0.15))
(gr_line (start 114.4 39) (end 114.4 37.4) (layer Edge.Cuts) (width 0.15))
(gr_line (start 98.6 38) (end 90.6 30) (layer Edge.Cuts) (width 0.15))
(gr_line (start 107 46.4) (end 114.4 39) (layer Edge.Cuts) (width 0.15))
(gr_line (start 115 54.4) (end 107 46.4) (layer Edge.Cuts) (width 0.15))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(gr_line (start 25 80) (end 25 30) (layer Edge.Cuts) (width 0.15))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(gr_line (start 115 80) (end 25 80) (layer Edge.Cuts) (width 0.15))
(gr_line (start 115 54.4) (end 115 80) (layer Edge.Cuts) (width 0.15))
(gr_line (start 25 30) (end 90.6 30) (layer Edge.Cuts) (width 0.15))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 60.625 49.975) (end 58.95 51.65) (width 0.8) (layer F.Cu) (net 1))
(segment (start 61 49.975) (end 60.625 49.975) (width 0.8) (layer F.Cu) (net 1))
(segment (start 58.95 50.07) (end 58.38 49.5) (width 0.8) (layer F.Cu) (net 1))
(segment (start 58.95 51.65) (end 58.95 50.07) (width 0.8) (layer F.Cu) (net 1))
(segment (start 55.4 55.875) (end 55.4 56.55) (width 0.8) (layer F.Cu) (net 1))
(segment (start 57.100678 49.5) (end 55.4 51.200678) (width 0.8) (layer F.Cu) (net 1))
(segment (start 58.38 49.5) (end 57.100678 49.5) (width 0.8) (layer F.Cu) (net 1))
(segment (start 55.4 56.55) (end 55.35 56.55) (width 0.8) (layer F.Cu) (net 1))
(segment (start 51.4 56.774954) (end 52.174954 56) (width 0.8) (layer F.Cu) (net 1))
(segment (start 51.4 58.6) (end 51.4 56.774954) (width 0.8) (layer F.Cu) (net 1))
(segment (start 53.395301 58.504699) (end 53.3 58.6) (width 0.8) (layer F.Cu) (net 1))
(segment (start 53.395301 56.570255) (end 53.395301 58.504699) (width 0.8) (layer F.Cu) (net 1))
(segment (start 52.825046 56) (end 53.395301 56.570255) (width 0.8) (layer F.Cu) (net 1))
(segment (start 52.573372 55.926628) (end 52.5 56) (width 0.8) (layer F.Cu) (net 1))
(segment (start 52.174954 56) (end 52.5 56) (width 0.8) (layer F.Cu) (net 1))
(segment (start 52.5 56) (end 52.825046 56) (width 0.8) (layer F.Cu) (net 1))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(via (at 99.7 50.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(via (at 101.25 51.75) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(via (at 100.15 51.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 61 49.975) (end 61 48.75) (width 0.5) (layer F.Cu) (net 1))
(segment (start 61 48.75) (end 61.25 48.5) (width 0.5) (layer F.Cu) (net 1))
(via (at 62.5 49.25) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
(segment (start 61 49.975) (end 61.775 49.975) (width 0.5) (layer F.Cu) (net 1))
(segment (start 61.775 49.975) (end 62.5 49.25) (width 0.5) (layer F.Cu) (net 1))
(segment (start 55.4 51.200678) (end 55.4 55.875) (width 0.8) (layer F.Cu) (net 1))
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(via (at 59.6 49.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1) (tstamp 5C05A83B))
(via (at 59 48.7) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1) (tstamp 5C05A848))
(via (at 60 48.7) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1) (tstamp 5C05A84A))
(via (at 61.2 48.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
hardware: pcb: repour and connect wire in kicad The `VCCPLL` line was listed as "Not Connected" in KiCad. Reconnect it, even though it was already connected. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 03:33:41 +00:00
(segment (start 108.157716 32.882485) (end 107.662742 32.387511) (width 0.1524) (layer F.Cu) (net 1))
(segment (start 108.157716 32.882486) (end 108.157716 32.882485) (width 0.1524) (layer F.Cu) (net 1))
(segment (start 107.132412 32.91784) (end 103.844365 36.205887) (width 0.1524) (layer F.Cu) (net 1))
(segment (start 107.662742 32.387511) (end 107.132412 32.91784) (width 0.1524) (layer F.Cu) (net 1))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(via (at 100.5 50.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1) (tstamp 5BFA8117))
(via (at 101.5 50.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
(segment (start 101.75 50.25) (end 101.5 50.5) (width 0.1524) (layer F.Cu) (net 1))
(segment (start 101.2 50.8) (end 101.5 50.5) (width 0.1524) (layer F.Cu) (net 1))
(via (at 101.25 38.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
(via (at 102 38.25) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
(segment (start 100.75 40.25) (end 99.8 39.2) (width 1) (layer F.Cu) (net 1))
(segment (start 101.4 37.6) (end 100.75 40.25) (width 1) (layer F.Cu) (net 1))
(via (at 102.5 37.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
(segment (start 100 39.5) (end 101.4 37.6) (width 1) (layer F.Cu) (net 1))
(segment (start 100.6 40) (end 100 39.5) (width 1) (layer F.Cu) (net 1))
(segment (start 99.75 39.5) (end 100.6 38.4) (width 1) (layer F.Cu) (net 1))
(segment (start 100.6 40) (end 99.75 39.5) (width 1) (layer F.Cu) (net 1))
(segment (start 100.5 40.5) (end 99.8 39.2) (width 1) (layer F.Cu) (net 1))
(segment (start 100.6 40) (end 100.5 40.5) (width 1) (layer F.Cu) (net 1))
(via (at 100.5 40.25) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
(segment (start 101.4 39.2) (end 102.25 38.75) (width 0.3) (layer B.Cu) (net 1))
(segment (start 101.4 39.2) (end 103.773654 36.976346) (width 0.3) (layer F.Cu) (net 1))
(segment (start 103.773654 36.976346) (end 103.773654 36.276598) (width 0.3) (layer F.Cu) (net 1))
(segment (start 103.773654 36.276598) (end 100.300252 39.75) (width 0.3) (layer F.Cu) (net 1))
(segment (start 100.300252 39.75) (end 100.6 40) (width 0.3) (layer F.Cu) (net 1))
(via (at 101.5 39.75) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
(via (at 102.25 39) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1) (tstamp 5BF44C28))
(via (at 99.5 40.75) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1) (tstamp 5BF4BC7A))
(via (at 103 38.25) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1) (tstamp 5BF4BEB2))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(via (at 89.5 77) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(via (at 87 64.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(via (at 89.5 65) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(via (at 94 67) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 90.975 63.025) (end 91 63.05) (width 0.8) (layer F.Cu) (net 2))
(segment (start 87 63.025) (end 90.975 63.025) (width 0.8) (layer F.Cu) (net 2))
(segment (start 91 63.05) (end 91 64.975) (width 0.8) (layer F.Cu) (net 2))
(segment (start 85.975 75) (end 87.95 75) (width 0.8) (layer F.Cu) (net 2))
(segment (start 88.05 75.1) (end 87.95 75) (width 0.8) (layer F.Cu) (net 2))
(segment (start 88.05 77) (end 88.05 75.1) (width 0.8) (layer F.Cu) (net 2))
(segment (start 80.025 67) (end 80.025 71) (width 0.8) (layer F.Cu) (net 2))
(segment (start 73.225 71.75) (end 73.225 67.75) (width 0.8) (layer F.Cu) (net 2))
(via (at 52.5 57) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(segment (start 52.35 58.6) (end 52.35 57.15) (width 0.5) (layer F.Cu) (net 2))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 52.35 57.15) (end 52.5 57) (width 0.3) (layer F.Cu) (net 2))
(segment (start 60 60.575) (end 64 60.575) (width 0.8) (layer F.Cu) (net 2))
(segment (start 55.4 60.6) (end 55.4 58.6) (width 0.8) (layer F.Cu) (net 2))
(segment (start 67 53.975) (end 61 53.975) (width 0.8) (layer F.Cu) (net 2))
(segment (start 61 53.975) (end 61 52.025) (width 0.8) (layer F.Cu) (net 2))
(via (at 62.5 52) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 61 52.025) (end 62.475 52.025) (width 0.8) (layer F.Cu) (net 2))
(segment (start 62.475 52.025) (end 62.5 52) (width 0.8) (layer F.Cu) (net 2))
(via (at 60 59.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 60 60.575) (end 60 59.5) (width 0.8) (layer F.Cu) (net 2))
(via (at 56.5 58.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(via (at 76.5 35) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 74.8 35.1) (end 76.4 35.1) (width 0.8) (layer F.Cu) (net 2))
(segment (start 76.4 35.1) (end 76.5 35) (width 0.8) (layer F.Cu) (net 2))
(via (at 79.5 35) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 81.2 35.1) (end 79.6 35.1) (width 0.8) (layer F.Cu) (net 2))
(segment (start 79.6 35.1) (end 79.5 35) (width 0.8) (layer F.Cu) (net 2))
(via (at 86.5 35) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 84.8 35.1) (end 86.4 35.1) (width 0.8) (layer F.Cu) (net 2))
(segment (start 86.4 35.1) (end 86.5 35) (width 0.8) (layer F.Cu) (net 2))
(via (at 89.5 35) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 91.2 35.1) (end 89.6 35.1) (width 0.8) (layer F.Cu) (net 2))
(segment (start 89.6 35.1) (end 89.5 35) (width 0.8) (layer F.Cu) (net 2))
(segment (start 85.025 49) (end 85.025 53) (width 0.8) (layer F.Cu) (net 2))
(via (at 86.5 49) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 85.025 49) (end 86.5 49) (width 0.8) (layer F.Cu) (net 2))
(via (at 72.5 47) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 72.4 48.175) (end 72.4 47.1) (width 0.8) (layer F.Cu) (net 2))
(segment (start 72.4 47.1) (end 72.5 47) (width 0.8) (layer F.Cu) (net 2))
(segment (start 58 52.529322) (end 58 51.65) (width 0.5) (layer F.Cu) (net 2))
(segment (start 58.303079 52.832401) (end 58 52.529322) (width 0.5) (layer F.Cu) (net 2))
(segment (start 60.192599 52.832401) (end 58.303079 52.832401) (width 0.5) (layer F.Cu) (net 2))
(segment (start 61 52.025) (end 60.192599 52.832401) (width 0.5) (layer F.Cu) (net 2))
(via (at 44 61.75) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 43.975 63) (end 43.975 61.775) (width 0.8) (layer F.Cu) (net 2))
(segment (start 43.975 61.775) (end 44 61.75) (width 0.8) (layer F.Cu) (net 2))
(via (at 38.5 69) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 40.35 68.905) (end 38.595 68.905) (width 0.8) (layer F.Cu) (net 2))
(segment (start 38.595 68.905) (end 38.5 69) (width 0.8) (layer F.Cu) (net 2))
(segment (start 30.1 63.2) (end 30.1 56.8) (width 0.8) (layer F.Cu) (net 2))
(via (at 28.75 63.25) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 30.1 63.2) (end 28.8 63.2) (width 0.8) (layer F.Cu) (net 2))
(segment (start 28.8 63.2) (end 28.75 63.25) (width 0.8) (layer F.Cu) (net 2))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(via (at 36.9 58.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(via (at 72.25 62) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(via (at 73 62) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF24FD9))
(via (at 73.75 62) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF2520F))
(via (at 74.5 62) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF25445))
(via (at 75.25 62) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF2567B))
(via (at 76 62) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF258B1))
(via (at 76 57.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF25AE7))
(via (at 75.25 57.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF25D1D))
(via (at 74.5 57.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF25F53))
(via (at 73.75 57.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF26189))
(via (at 73 57.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF263BF))
(via (at 72.25 57.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF26C97))
(segment (start 72.25 62) (end 76 62) (width 0.5) (layer F.Cu) (net 2))
(segment (start 76 57.9) (end 72.25 57.9) (width 0.5) (layer F.Cu) (net 2))
(segment (start 74 59.65) (end 72.25 57.9) (width 0.5) (layer F.Cu) (net 2))
(segment (start 74 60) (end 74 59.65) (width 0.5) (layer F.Cu) (net 2))
(via (at 85.1 73.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(via (at 65.3 59.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 64 60.575) (end 64.625 60.575) (width 0.5) (layer F.Cu) (net 2))
(segment (start 64.625 60.575) (end 65.3 59.9) (width 0.5) (layer F.Cu) (net 2))
(segment (start 63 53.975) (end 63 53.1) (width 0.5) (layer F.Cu) (net 2))
(via (at 56.6 60.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(via (at 89.9 72) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(via (at 73.65 66.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 73.225 67.675) (end 73.225 67.75) (width 0.5) (layer F.Cu) (net 2))
(segment (start 73.65 66.6) (end 73.225 67.675) (width 0.5) (layer F.Cu) (net 2))
(via (at 72.2 71.95) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 73.025 71.95) (end 73.225 71.75) (width 0.8) (layer F.Cu) (net 2))
(segment (start 72.2 71.95) (end 73.025 71.95) (width 0.8) (layer F.Cu) (net 2))
(via (at 81.1 71.2) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 80.225 71.2) (end 80.025 71) (width 0.8) (layer F.Cu) (net 2))
(segment (start 81.1 71.2) (end 80.225 71.2) (width 0.8) (layer F.Cu) (net 2))
(via (at 81.3 67) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 80.025 67) (end 81.3 67) (width 0.8) (layer F.Cu) (net 2))
(via (at 81.3 69) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 80.025 69) (end 81.3 69) (width 0.8) (layer F.Cu) (net 2))
(segment (start 85.1 74.125) (end 85.975 75) (width 0.8) (layer F.Cu) (net 2))
(segment (start 85.1 73.9) (end 85.1 74.125) (width 0.8) (layer F.Cu) (net 2))
(segment (start 89.5 77) (end 88.05 77) (width 0.8) (layer F.Cu) (net 2))
(segment (start 89.9 72) (end 88.35 72) (width 0.8) (layer F.Cu) (net 2))
(segment (start 89.525 64.975) (end 89.5 65) (width 0.8) (layer F.Cu) (net 2))
(segment (start 91 64.975) (end 89.525 64.975) (width 0.8) (layer F.Cu) (net 2))
(segment (start 87 63.025) (end 87 64.5) (width 0.8) (layer F.Cu) (net 2))
(via (at 88.4 64.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 89 63.05) (end 89 63.9) (width 0.8) (layer F.Cu) (net 2))
(segment (start 89 63.9) (end 88.4 64.5) (width 0.8) (layer F.Cu) (net 2))
(segment (start 94 67) (end 94 65.35) (width 0.8) (layer F.Cu) (net 2))
(segment (start 85.7 53) (end 86.15 53.45) (width 0.8) (layer F.Cu) (net 2))
(segment (start 85.025 53) (end 85.7 53) (width 0.8) (layer F.Cu) (net 2))
(via (at 86.15 53.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 86.15 53.45) (end 86.15 53.9) (width 0.8) (layer F.Cu) (net 2))
(via (at 67 52.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 67 53.975) (end 67 52.6) (width 0.8) (layer F.Cu) (net 2))
(via (at 63 52.7) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 63 53.975) (end 63 52.7) (width 0.8) (layer F.Cu) (net 2))
(segment (start 56.4 60.6) (end 56.6 60.4) (width 0.8) (layer F.Cu) (net 2))
(segment (start 55.4 60.6) (end 56.4 60.6) (width 0.8) (layer F.Cu) (net 2))
(segment (start 55.5 58.5) (end 55.4 58.6) (width 0.8) (layer F.Cu) (net 2))
(segment (start 56.5 58.5) (end 55.5 58.5) (width 0.8) (layer F.Cu) (net 2))
(via (at 65 52.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 65 53.975) (end 65 52.4) (width 0.8) (layer F.Cu) (net 2))
(via (at 57.8 50.3953) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 58 51.65) (end 58 50.5953) (width 0.5) (layer F.Cu) (net 2))
(segment (start 58 50.5953) (end 57.8 50.3953) (width 0.5) (layer F.Cu) (net 2))
(via (at 51.9 60) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 52.35 58.6) (end 52.35 59.55) (width 0.5) (layer F.Cu) (net 2))
(segment (start 52.35 59.55) (end 51.9 60) (width 0.5) (layer F.Cu) (net 2))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(via (at 107.7 41.2) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(via (at 105.6 43.3) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D956))
(via (at 106.3 42.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D958))
(via (at 106.3 44) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D95A))
(via (at 107 43.3) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D95C))
(via (at 108.4 41.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D95E))
(via (at 107 41.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D960))
(via (at 107.7 42.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D962))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(via (at 86.5 43) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D9D6))
(via (at 86.5 47) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D9D8))
(via (at 88 47) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D9DA))
(via (at 88 43) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D9DC))
(via (at 88.75 43) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D9EB))
(via (at 87.25 43) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D9ED))
(via (at 87.25 47) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D9EF))
(via (at 88.75 47) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D9F5))
(segment (start 112.330473 36.54372) (end 112.818376 37.031623) (width 0.1524) (layer F.Cu) (net 2))
(segment (start 112.330472 36.54372) (end 112.330473 36.54372) (width 0.1524) (layer F.Cu) (net 2))
(segment (start 112.288047 37.561953) (end 109 40.85) (width 0.1524) (layer F.Cu) (net 2))
(segment (start 112.818376 37.031623) (end 112.288047 37.561953) (width 0.1524) (layer F.Cu) (net 2))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(via (at 73.9 50.2) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 73.9 50.85) (end 73.075 51.675) (width 0.8) (layer F.Cu) (net 2))
(segment (start 73.9 50.2) (end 73.9 50.85) (width 0.8) (layer F.Cu) (net 2))
(via (at 70.3 52.3) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 70.6 52.6) (end 70.3 52.3) (width 0.3) (layer F.Cu) (net 2))
(segment (start 71.225 52.6) (end 70.6 52.6) (width 0.3) (layer F.Cu) (net 2))
(segment (start 37.855 58.9) (end 38.75 59.795) (width 0.5) (layer F.Cu) (net 2))
(segment (start 36.9 58.9) (end 37.855 58.9) (width 0.5) (layer F.Cu) (net 2))
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(via (at 42.75 48) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C02266F))
(via (at 49.25 45.75) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C0228D1))
(segment (start 49.25 45.5) (end 48.5 44.75) (width 0.3) (layer F.Cu) (net 2))
(segment (start 49.25 45.75) (end 49.25 45.5) (width 0.3) (layer F.Cu) (net 2))
(segment (start 104.142893 45.707107) (end 109 40.85) (width 0.8) (layer F.Cu) (net 2))
(segment (start 103.707107 45.707107) (end 104.142893 45.707107) (width 0.8) (layer F.Cu) (net 2))
(via (at 95.25 39) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 96.242462 38.007538) (end 95.25 39) (width 0.3) (layer F.Cu) (net 2))
(segment (start 96.257538 38.007538) (end 96.242462 38.007538) (width 0.3) (layer F.Cu) (net 2))
(via (at 103.75 41.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 102.914214 41.5) (end 101.207107 43.207107) (width 0.3) (layer F.Cu) (net 2))
(segment (start 103.75 41.5) (end 102.914214 41.5) (width 0.3) (layer F.Cu) (net 2))
(segment (start 42.75 48) (end 44 48) (width 0.3) (layer F.Cu) (net 2))
(via (at 42.75 45.75) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C034D1D))
(segment (start 42.75 45.75) (end 43.75 45.75) (width 0.3) (layer F.Cu) (net 2))
(via (at 57.25 45.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C03884E))
(segment (start 56.5 45.5) (end 56.25 45.25) (width 0.3) (layer F.Cu) (net 2))
(segment (start 57.25 45.5) (end 56.5 45.5) (width 0.3) (layer F.Cu) (net 2))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 75.275 67.75) (end 75.275 71.75) (width 0.8) (layer F.Cu) (net 3))
(segment (start 88.35 71.05) (end 88.35 66.35) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 88.35 66.35) (end 88.92139 65.77861) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 91.648248 65.77861) (end 92.1 65.326858) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 92.1 65.326858) (end 92.1 63.7) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 88.92139 65.77861) (end 91.648248 65.77861) (width 0.1524) (layer F.Cu) (net 3))
(via (at 97.8 64.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 3))
(segment (start 108.26 77.7) (end 108.26 74.96) (width 0.1524) (layer B.Cu) (net 3))
(segment (start 108.26 74.96) (end 97.8 64.5) (width 0.1524) (layer B.Cu) (net 3))
(segment (start 97 63.7) (end 95.1 63.7) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 97.8 64.5) (end 97 63.7) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 92.1 63.7) (end 95.1 63.7) (width 0.1524) (layer F.Cu) (net 3))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(segment (start 82.6 57.8) (end 82.1 58.5) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 82.1 58.5) (end 78.225 58.5) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 78.225 58.5) (end 77.975 58.75) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 77.975 58.75) (end 77.4375 58.75) (width 0.1524) (layer F.Cu) (net 3))
(via (at 82.6 57.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 3))
(via (at 81.8 58.1) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 3))
(segment (start 82.3 57.9) (end 82.6 57.8) (width 0.1524) (layer B.Cu) (net 3))
(segment (start 81.8 58.1) (end 82.3 57.9) (width 0.1524) (layer B.Cu) (net 3))
(via (at 82.4 58.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 3))
(segment (start 82.8 58) (end 82.6 57.8) (width 0.1524) (layer B.Cu) (net 3))
(segment (start 82.4 58.5) (end 82.8 58) (width 0.1524) (layer B.Cu) (net 3))
(via (at 75.2 66.3) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 3))
(segment (start 75.2 65.2) (end 75.2 66.3) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 75.75 64.85) (end 75.75 63.4375) (width 0.1524) (layer F.Cu) (net 3))
(via (at 75.2 65.2) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 3))
(segment (start 75.2 65.2) (end 75.75 64.85) (width 0.1524) (layer F.Cu) (net 3))
(via (at 75.65 65.75) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 3))
(segment (start 75.65 65.65) (end 75.2 65.2) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 75.65 65.75) (end 75.65 65.65) (width 0.1524) (layer F.Cu) (net 3))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(segment (start 95.503601 63.7) (end 95.1 63.7) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 82.975 53) (end 89.075 59.1) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 89.075 59.1) (end 92.4 59.1) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 92.4 59.1) (end 92.9 59.6) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 92.9 59.6) (end 93.416482 59.6) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 93.416482 59.6) (end 95.503601 61.687119) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 95.503601 61.687119) (end 95.503601 63.7) (width 0.1524) (layer F.Cu) (net 3))
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(segment (start 74.92 53.13) (end 74.925 53.125) (width 0.3) (layer F.Cu) (net 3))
(segment (start 76.3476 52.7) (end 76.2 52.8476) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 76.3 52.7) (end 76.2 52.8) (width 0.2) (layer F.Cu) (net 3))
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(via (at 78.5 60) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 4))
(segment (start 77.4375 60.25) (end 78.25 60.25) (width 0.3) (layer F.Cu) (net 4))
(segment (start 78.25 60.25) (end 78.5 60) (width 0.3) (layer F.Cu) (net 4))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(via (at 68.5 59.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 4))
(via (at 69.3 59.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 4))
(segment (start 69.3 59.5) (end 68.5 59.5) (width 0.3) (layer B.Cu) (net 4))
(segment (start 69.75 59.25) (end 70.5625 59.25) (width 0.3) (layer F.Cu) (net 4))
(segment (start 69.3 59.5) (end 69.75 59.25) (width 0.3) (layer F.Cu) (net 4))
(via (at 79.4 60.1) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 4))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(via (at 79.5 59.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 4))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 79 60) (end 78.5 60) (width 0.3) (layer F.Cu) (net 4))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(segment (start 79.5 59.4) (end 79 60) (width 0.3) (layer F.Cu) (net 4))
(segment (start 79.6 59.6) (end 79.4 60.1) (width 0.1524) (layer B.Cu) (net 4))
(segment (start 79.5 59.4) (end 79.6 59.6) (width 0.1524) (layer B.Cu) (net 4))
(via (at 68.5 60.3) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 4) (tstamp 5C04F100))
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(segment (start 53.3 60.3676) (end 53.3 61.3) (width 0.1524) (layer F.Cu) (net 4))
(segment (start 54.023911 59.643689) (end 53.3 60.3676) (width 0.1524) (layer F.Cu) (net 4))
(segment (start 57.05 51.65) (end 57.05 52.5824) (width 0.1524) (layer F.Cu) (net 4))
(segment (start 57.05 52.5824) (end 57.603601 53.136001) (width 0.1524) (layer F.Cu) (net 4))
(segment (start 54.023911 58.476089) (end 54.023911 59.643689) (width 0.1524) (layer F.Cu) (net 4))
(segment (start 57.603601 56.696399) (end 56.50361 57.79639) (width 0.1524) (layer F.Cu) (net 4))
(segment (start 56.50361 57.79639) (end 54.70361 57.79639) (width 0.1524) (layer F.Cu) (net 4))
(segment (start 57.603601 53.136001) (end 57.603601 56.696399) (width 0.1524) (layer F.Cu) (net 4))
(segment (start 54.70361 57.79639) (end 54.023911 58.476089) (width 0.1524) (layer F.Cu) (net 4))
(segment (start 84.025 77) (end 86 77) (width 0.8) (layer F.Cu) (net 6))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(via (at 68.2 67.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 7))
(segment (start 71.75 64.418934) (end 71.75 63.4375) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 68.768934 67.4) (end 71.75 64.418934) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 68.2 67.4) (end 68.768934 67.4) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 48.655 68.905) (end 45.65 68.905) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 50.25 70.5) (end 48.655 68.905) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 67.354178 67.4) (end 66.7 68.054178) (width 0.1524) (layer B.Cu) (net 7))
(segment (start 68.2 67.4) (end 67.354178 67.4) (width 0.1524) (layer B.Cu) (net 7))
(segment (start 66.7 68.054178) (end 66.7 68.6) (width 0.1524) (layer B.Cu) (net 7))
(segment (start 66.7 68.6) (end 65.8 69.5) (width 0.1524) (layer B.Cu) (net 7))
(segment (start 65.8 69.5) (end 53.1 69.5) (width 0.1524) (layer B.Cu) (net 7))
(via (at 50.7 71.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 7))
(segment (start 53.1 69.5) (end 51 71.6) (width 0.1524) (layer B.Cu) (net 7))
(segment (start 51 71.6) (end 50.7 71.6) (width 0.1524) (layer B.Cu) (net 7))
(segment (start 50.95 71.6) (end 51.15 71.4) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 50.7 71.6) (end 50.95 71.6) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 51.15 71.4) (end 50.25 70.5) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 52.05 72.3) (end 51.15 71.4) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 52.14 74.86) (end 52.14 75) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 52.88259 74.11741) (end 52.14 74.86) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 52.88259 73.13259) (end 52.88259 74.11741) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 48.655 68.905) (end 52.88259 73.13259) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 40.35 67.635) (end 40.8 67.635) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 40.8 67.635) (end 42.165 69) (width 0.1524) (layer F.Cu) (net 8))
(via (at 67.2 71.2) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 8))
(segment (start 67.2 71.2) (end 58.2 71.2) (width 0.1524) (layer B.Cu) (net 8))
(segment (start 55.529999 76.690001) (end 54.68 77.54) (width 0.1524) (layer B.Cu) (net 8))
(segment (start 55.758601 76.461399) (end 55.529999 76.690001) (width 0.1524) (layer B.Cu) (net 8))
(segment (start 42.165 69) (end 42.5 69) (width 0.1524) (layer F.Cu) (net 8))
(via (at 42.5 69) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 8))
(segment (start 54.68 77.54) (end 55.758601 76.461399) (width 0.1524) (layer B.Cu) (net 8))
(via (at 44.099899 68) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 8))
(segment (start 43.5 68) (end 42.5 69) (width 0.1524) (layer B.Cu) (net 8))
(segment (start 44.099899 68) (end 43.5 68) (width 0.1524) (layer B.Cu) (net 8))
(segment (start 67.542899 70.857101) (end 67.2 71.2) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 68.400222 69.999778) (end 67.542899 70.857101) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 68.400222 69.71191) (end 68.400222 69.999778) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 73.75 64.362132) (end 68.400222 69.71191) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 73.75 63.4375) (end 73.75 64.362132) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 54.68 77.54) (end 55.92 76.3) (width 0.1524) (layer B.Cu) (net 8))
(segment (start 55.92 73.48) (end 56.1 73.3) (width 0.1524) (layer B.Cu) (net 8))
(segment (start 55.92 76.3) (end 55.92 73.48) (width 0.1524) (layer B.Cu) (net 8))
(segment (start 58.2 71.2) (end 56.1 73.3) (width 0.1524) (layer B.Cu) (net 8))
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(segment (start 44.099899 66.453619) (end 44.099899 68) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 47.782881 65.836399) (end 44.717119 65.836399) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 48.218466 66.271984) (end 47.782881 65.836399) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 48.218466 67.6) (end 48.218466 66.271984) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 54.418466 73.8) (end 48.218466 67.6) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 55.6 73.8) (end 54.418466 73.8) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 55.9 74.1) (end 55.6 73.8) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 44.717119 65.836399) (end 44.099899 66.453619) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 55.9 76.32) (end 55.9 74.1) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 54.68 77.54) (end 55.9 76.32) (width 0.1524) (layer F.Cu) (net 8))
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(via (at 72 70) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 10))
(segment (start 74.75 63.4375) (end 74.75 64.25) (width 0.1524) (layer F.Cu) (net 10))
(segment (start 71.657101 69.657101) (end 72 70) (width 0.1524) (layer F.Cu) (net 10))
(segment (start 71.428499 69.428499) (end 71.657101 69.657101) (width 0.1524) (layer F.Cu) (net 10))
(segment (start 71.428499 67.571501) (end 71.428499 69.428499) (width 0.1524) (layer F.Cu) (net 10))
(segment (start 74.75 64.25) (end 71.428499 67.571501) (width 0.1524) (layer F.Cu) (net 10))
(segment (start 71.642899 70.342899) (end 71.60481 70.380988) (width 0.1524) (layer B.Cu) (net 10))
(segment (start 72 70) (end 71.657101 70.342899) (width 0.1524) (layer B.Cu) (net 10))
(segment (start 71.657101 70.342899) (end 71.642899 70.342899) (width 0.1524) (layer B.Cu) (net 10))
(segment (start 71.60481 74.14481) (end 72.46 75) (width 0.1524) (layer B.Cu) (net 10))
(segment (start 71.60481 70.380988) (end 71.60481 74.14481) (width 0.1524) (layer B.Cu) (net 10))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 70.5625 60.75) (end 70.025 60.75) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 70.025 60.75) (end 65.603499 65.171501) (width 0.1524) (layer F.Cu) (net 11))
(via (at 65.2 65.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 11))
(segment (start 65.603499 65.171501) (end 65.603499 65.496501) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 65.603499 65.496501) (end 65.2 65.9) (width 0.1524) (layer F.Cu) (net 11))
(via (at 51.1 69.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 11))
(segment (start 65.2 66.384933) (end 65.2 65.9) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 65.8 66.984933) (end 65.2 66.384933) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 65.8 68.4) (end 65.8 66.984933) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 65.5 68.7) (end 65.8 68.4) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 51.8 68.7) (end 65.5 68.7) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 51.1 69.4) (end 51.8 68.7) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 63.85481 64.55481) (end 65.2 65.9) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 52.3 64.55481) (end 63.85481 64.55481) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 58.550001 74.150001) (end 58.910001 74.150001) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 51.1 69.4) (end 51.1 70.050468) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 58.910001 74.150001) (end 59.76 75) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 51.1 70.050468) (end 54.544722 73.49519) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 54.544722 73.49519) (end 56.19519 73.49519) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 56.19519 73.49519) (end 56.2 73.5) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 56.2 73.5) (end 57.9 73.5) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 57.9 73.5) (end 58.550001 74.150001) (width 0.1524) (layer F.Cu) (net 11))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(via (at 49.029438 57.402921) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 11))
(segment (start 49.44519 57.818673) (end 49.029438 57.402921) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 49.44519 61.7) (end 49.44519 57.818673) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 49.44519 61.7) (end 52.3 64.55481) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 33.9 56.8) (end 33.9 63.2) (width 0.8) (layer F.Cu) (net 11))
(segment (start 34.225 56.475) (end 33.9 56.8) (width 0.8) (layer F.Cu) (net 11))
(segment (start 34.225 52.5) (end 34.225 56.475) (width 0.8) (layer F.Cu) (net 11))
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(via (at 36.4 53.7) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 11))
(segment (start 44.844697 57.402921) (end 49.029438 57.402921) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 41.141776 53.7) (end 44.844697 57.402921) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 36.4 53.7) (end 41.141776 53.7) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 35.425 53.7) (end 34.225 52.5) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 36.4 53.7) (end 35.425 53.7) (width 0.1524) (layer F.Cu) (net 11))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 62.3 77.54) (end 63.378601 76.461399) (width 0.1524) (layer F.Cu) (net 12))
(segment (start 76.25 63.4375) (end 76.25 64.72861) (width 0.1524) (layer F.Cu) (net 12))
(segment (start 63.54 76.3) (end 62.3 77.54) (width 0.1524) (layer F.Cu) (net 12))
(segment (start 75.811482 76.3) (end 63.54 76.3) (width 0.1524) (layer F.Cu) (net 12))
(segment (start 76.25 75.861482) (end 75.811482 76.3) (width 0.1524) (layer F.Cu) (net 12))
(segment (start 76.25 63.4375) (end 76.25 75.861482) (width 0.1524) (layer F.Cu) (net 12))
(segment (start 70.025 60.25) (end 70.5625 60.25) (width 0.1524) (layer F.Cu) (net 13))
(via (at 65 64.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 13))
(segment (start 65.675 64.6) (end 65 64.6) (width 0.1524) (layer F.Cu) (net 13))
(segment (start 70.025 60.25) (end 65.675 64.6) (width 0.1524) (layer F.Cu) (net 13))
(segment (start 64.65 64.25) (end 65 64.6) (width 0.1524) (layer F.Cu) (net 13))
(segment (start 52.5 64.25) (end 64.65 64.25) (width 0.1524) (layer F.Cu) (net 13))
(segment (start 62.3 74.2) (end 62.69519 73.80481) (width 0.1524) (layer B.Cu) (net 13))
(segment (start 62.69519 73.80481) (end 67.764124 73.80481) (width 0.1524) (layer B.Cu) (net 13))
(segment (start 67.764124 73.80481) (end 69.59519 71.973744) (width 0.1524) (layer B.Cu) (net 13))
(segment (start 68.6 65.4) (end 65.8 65.4) (width 0.1524) (layer B.Cu) (net 13))
(segment (start 69.59519 71.973744) (end 69.59519 66.39519) (width 0.1524) (layer B.Cu) (net 13))
(segment (start 65.8 65.4) (end 65 64.6) (width 0.1524) (layer B.Cu) (net 13))
(segment (start 62.3 75) (end 62.3 74.2) (width 0.1524) (layer B.Cu) (net 13))
(segment (start 69.59519 66.39519) (end 68.6 65.4) (width 0.1524) (layer B.Cu) (net 13))
(via (at 38.6 51.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 13))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(via (at 49.7 56.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 13))
(segment (start 49.75 56.95) (end 49.7 56.9) (width 0.1524) (layer F.Cu) (net 13))
(segment (start 49.75 61.5) (end 49.75 56.95) (width 0.1524) (layer F.Cu) (net 13))
(segment (start 49.75 61.5) (end 52.5 64.25) (width 0.1524) (layer F.Cu) (net 13))
(segment (start 37.6 50.5) (end 38.6 51.5) (width 0.8) (layer F.Cu) (net 13))
(segment (start 36.25 50.5) (end 37.6 50.5) (width 0.8) (layer F.Cu) (net 13))
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(segment (start 39.75 51.5) (end 38.6 51.5) (width 0.1524) (layer B.Cu) (net 13))
(segment (start 44.807101 56.557101) (end 39.75 51.5) (width 0.1524) (layer B.Cu) (net 13))
(segment (start 49.357101 56.557101) (end 44.807101 56.557101) (width 0.1524) (layer B.Cu) (net 13))
(segment (start 49.7 56.9) (end 49.357101 56.557101) (width 0.1524) (layer B.Cu) (net 13))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(via (at 66.450289 71.7715) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 14))
(segment (start 69.009369 66.728499) (end 71.25 64.487868) (width 0.1524) (layer F.Cu) (net 14))
(segment (start 71.25 64.487868) (end 71.25 63.4375) (width 0.1524) (layer F.Cu) (net 14))
(segment (start 66.450289 68.303889) (end 66.450289 69.8) (width 0.1524) (layer F.Cu) (net 14))
(segment (start 68.025679 66.728499) (end 66.450289 68.303889) (width 0.1524) (layer F.Cu) (net 14))
(segment (start 69.009369 66.728499) (end 68.025679 66.728499) (width 0.1524) (layer F.Cu) (net 14))
(segment (start 66.450289 68.9) (end 66.450289 69.8) (width 0.1524) (layer F.Cu) (net 14))
(segment (start 66.450289 69.8) (end 66.450289 71.7715) (width 0.1524) (layer F.Cu) (net 14))
(segment (start 61.7 76.3) (end 63.6 76.3) (width 0.1524) (layer B.Cu) (net 14))
(segment (start 63.6 76.3) (end 64.84 77.54) (width 0.1524) (layer B.Cu) (net 14))
(segment (start 66.450289 73.249711) (end 66.2 73.5) (width 0.1524) (layer B.Cu) (net 14))
(segment (start 66.2 73.5) (end 61.7 73.5) (width 0.1524) (layer B.Cu) (net 14))
(segment (start 61.7 73.5) (end 61 74.2) (width 0.1524) (layer B.Cu) (net 14))
(segment (start 66.450289 71.7715) (end 66.450289 73.249711) (width 0.1524) (layer B.Cu) (net 14))
(segment (start 61 74.2) (end 61 75.6) (width 0.1524) (layer B.Cu) (net 14))
(segment (start 61 75.6) (end 61.7 76.3) (width 0.1524) (layer B.Cu) (net 14))
(via (at 72 68.75) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 15))
(segment (start 68.62 76.3) (end 67.38 77.54) (width 0.1524) (layer B.Cu) (net 15))
(segment (start 70.21633 76.3) (end 68.62 76.3) (width 0.1524) (layer B.Cu) (net 15))
(segment (start 71.3 75.21633) (end 70.21633 76.3) (width 0.1524) (layer B.Cu) (net 15))
(segment (start 71.3 69.45) (end 71.3 75.21633) (width 0.1524) (layer B.Cu) (net 15))
(segment (start 72 68.75) (end 71.3 69.45) (width 0.1524) (layer B.Cu) (net 15))
(segment (start 72 68.75) (end 72 67.431066) (width 0.1524) (layer F.Cu) (net 15))
(segment (start 75.25 64.181066) (end 75.25 63.4375) (width 0.1524) (layer F.Cu) (net 15))
(segment (start 72 67.431066) (end 75.25 64.181066) (width 0.1524) (layer F.Cu) (net 15))
(segment (start 40.25 64.995) (end 40.35 65.095) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 72.75 63.975) (end 72.75 63.4375) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 70.10519 67.05481) (end 70.126257 67.054809) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 68 68.8) (end 68.41 68.75) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 68.41 68.75) (end 70.10519 67.05481) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 70.126257 67.054809) (end 72.75 64.431066) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 72.75 64.431066) (end 72.75 63.975) (width 0.1524) (layer F.Cu) (net 17))
(via (at 68 68.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 17))
(segment (start 39.9 65.095) (end 40.35 65.095) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 43.3 68.954178) (end 41.452221 67.106399) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 47.06 77.54) (end 46.210001 76.690001) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 46.210001 76.690001) (end 45.890001 76.690001) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 45.890001 76.690001) (end 45.4 76.2) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 45.4 76.2) (end 43.5 76.2) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 43.5 76.2) (end 43.3 76) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 43.3 76) (end 43.3 68.954178) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 48.3 76.3) (end 47.06 77.54) (width 0.1524) (layer B.Cu) (net 17))
(segment (start 48.3 74.4) (end 48.3 76.3) (width 0.1524) (layer B.Cu) (net 17))
(segment (start 49.1 73.6) (end 48.3 74.4) (width 0.1524) (layer B.Cu) (net 17))
(segment (start 50.3 73.6) (end 49.1 73.6) (width 0.1524) (layer B.Cu) (net 17))
(segment (start 53.70962 70.19038) (end 50.3 73.6) (width 0.1524) (layer B.Cu) (net 17))
(segment (start 67.49038 68.8) (end 68 68.8) (width 0.1524) (layer B.Cu) (net 17))
(segment (start 66.1 70.19038) (end 67.49038 68.8) (width 0.1524) (layer B.Cu) (net 17))
(segment (start 66.1 70.19038) (end 53.70962 70.19038) (width 0.1524) (layer B.Cu) (net 17))
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(segment (start 38.271399 66.847881) (end 38.529917 67.106399) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 38.529917 67.106399) (end 41.3 67.106399) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 38.271399 65.623601) (end 38.271399 66.847881) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 38.8 65.095) (end 38.271399 65.623601) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 39.5 65.095) (end 38.8 65.095) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 41.452221 67.106399) (end 41.3 67.106399) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 41.3 67.106399) (end 39.629917 67.106399) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 40.25 63.345) (end 40.25 63.4) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 38.75 61.845) (end 40.25 63.345) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 40.25 63.4) (end 40.25 64.995) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 40.25 63.275) (end 41.75 61.775) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 40.25 63.4) (end 40.25 63.275) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 72 52.625) (end 71.975 52.6) (width 0.3) (layer F.Cu) (net 18))
(segment (start 73.25 53.3) (end 73.075 53.125) (width 0.2) (layer F.Cu) (net 18))
(segment (start 73.25 56.5625) (end 73.25 53.3) (width 0.2) (layer F.Cu) (net 18))
(segment (start 72.55 52.6) (end 73.075 53.125) (width 0.2) (layer F.Cu) (net 18))
(segment (start 71.975 52.6) (end 72.55 52.6) (width 0.2) (layer F.Cu) (net 18))
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(via (at 80.5 55.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 19))
(via (at 90.8 51.2) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 19))
(segment (start 91.254178 50.745822) (end 90.8 51.2) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 91.254178 50.5) (end 91.254178 50.745822) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 92.892315 48.861863) (end 91.254178 50.5) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.050954 48.703227) (end 92.892315 48.861863) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.072838 48.685775) (end 93.050954 48.703227) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.098057 48.67363) (end 93.072838 48.685775) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.125347 48.667402) (end 93.098057 48.67363) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.153337 48.667403) (end 93.125347 48.667402) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.180627 48.67363) (end 93.153337 48.667403) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.205846 48.685775) (end 93.180627 48.67363) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.249614 48.72068) (end 93.205846 48.685775) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.274833 48.732825) (end 93.249614 48.72068) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.302122 48.739054) (end 93.274833 48.732825) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.330114 48.739053) (end 93.302122 48.739054) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.357403 48.732825) (end 93.330114 48.739053) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.24717 47.185353) (end 93.181676 47.200302) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.68782 48.353355) (end 93.687819 48.381347) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.379843 47.200302) (end 93.314349 47.185353) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.669445 48.433855) (end 93.651994 48.455739) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.440369 47.22945) (end 93.379843 47.200302) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.492892 47.271335) (end 93.440369 47.22945) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.651993 48.278963) (end 93.669445 48.300847) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.828258 47.596063) (end 93.775735 47.554178) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.888784 47.62521) (end 93.828258 47.596063) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 94.021457 47.640159) (end 93.954278 47.640159) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.026742 47.643076) (end 93.068628 47.695599) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.954278 47.640159) (end 93.888784 47.62521) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 96 43.8) (end 94.754178 45.045822) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 94.754178 47) (end 94.2 47.554178) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 94.754178 45.045822) (end 94.754178 47) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 94.2 47.554178) (end 94.147477 47.596063) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.775735 47.554178) (end 93.492892 47.271335) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.68159 48.326066) (end 93.68782 48.353355) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 94.147477 47.596063) (end 94.086951 47.62521) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.314349 47.185353) (end 93.24717 47.185353) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.669445 48.300847) (end 93.68159 48.326066) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 94.086951 47.62521) (end 94.021457 47.640159) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.068628 47.695599) (end 93.651993 48.278963) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.181676 47.200302) (end 93.12115 47.22945) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.12115 47.22945) (end 93.068628 47.271335) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.068628 47.271335) (end 93.026742 47.323857) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.026742 47.323857) (end 92.997595 47.384383) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 92.997595 47.384383) (end 92.982646 47.449877) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 92.982646 47.449877) (end 92.982646 47.517056) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.651994 48.455739) (end 93.404506 48.703228) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 92.982646 47.517056) (end 92.997595 47.58255) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.68159 48.408636) (end 93.669445 48.433855) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 92.997595 47.58255) (end 93.026742 47.643076) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.687819 48.381347) (end 93.68159 48.408636) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.404506 48.703228) (end 93.382622 48.72068) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 93.382622 48.72068) (end 93.357403 48.732825) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 79.654178 55.9) (end 80.5 55.9) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.991678 56.5625) (end 79.654178 55.9) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.948081 56.557587) (end 78.991678 56.5625) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.90667 56.543097) (end 78.948081 56.557587) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.800668 56.410174) (end 78.815158 56.451585) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.790843 56.322981) (end 78.800668 56.410174) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.753011 56.244422) (end 78.776353 56.28157) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.721989 56.2134) (end 78.753011 56.244422) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.8385 56.488733) (end 78.869522 56.519755) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.684841 56.190058) (end 78.721989 56.2134) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.64343 56.175568) (end 78.684841 56.190058) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.815158 56.451585) (end 78.8385 56.488733) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.153011 56.488733) (end 78.176353 56.451585) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.121989 56.519755) (end 78.153011 56.488733) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.190843 56.410174) (end 78.200668 56.322981) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.084841 56.543097) (end 78.121989 56.519755) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.04343 56.557587) (end 78.084841 56.543097) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.30667 56.190058) (end 78.348081 56.175568) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 76.75 56.5625) (end 77.999834 56.5625) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 77.999834 56.5625) (end 78.04343 56.557587) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.176353 56.451585) (end 78.190843 56.410174) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.200668 56.322981) (end 78.215158 56.28157) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.869522 56.519755) (end 78.90667 56.543097) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.269522 56.2134) (end 78.30667 56.190058) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.215158 56.28157) (end 78.2385 56.244422) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.776353 56.28157) (end 78.790843 56.322981) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.348081 56.175568) (end 78.391678 56.170656) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.2385 56.244422) (end 78.269522 56.2134) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.391678 56.170656) (end 78.599834 56.170656) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 78.599834 56.170656) (end 78.64343 56.175568) (width 0.1524) (layer F.Cu) (net 19))
(segment (start 90.2889 51.7111) (end 85.119966 51.7111) (width 0.1524) (layer B.Cu) (net 19))
(segment (start 90.8 51.2) (end 90.2889 51.7111) (width 0.1524) (layer B.Cu) (net 19))
(segment (start 85.119966 51.7111) (end 80.931066 55.9) (width 0.1524) (layer B.Cu) (net 19))
(segment (start 80.931066 55.9) (end 80.5 55.9) (width 0.1524) (layer B.Cu) (net 19))
(segment (start 100.475216 48.324784) (end 97.124784 48.324784) (width 0.1524) (layer F.Cu) (net 20))
(via (at 91.695888 51.695888) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 20))
(segment (start 92.171501 52.171501) (end 91.695888 51.695888) (width 0.1524) (layer F.Cu) (net 20))
(segment (start 97.124784 48.324784) (end 93.278067 52.171501) (width 0.1524) (layer F.Cu) (net 20))
(segment (start 93.278067 52.171501) (end 92.171501 52.171501) (width 0.1524) (layer F.Cu) (net 20))
(via (at 80.8 56.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 20))
(segment (start 80.8 56.834933) (end 80.8 56.8) (width 0.1524) (layer F.Cu) (net 20))
(segment (start 80.8 57.645822) (end 80.8 56.834933) (width 0.1524) (layer F.Cu) (net 20))
(segment (start 80.391014 58.054808) (end 80.8 57.645822) (width 0.1524) (layer F.Cu) (net 20))
(segment (start 78.17019 58.05481) (end 80.391014 58.054808) (width 0.1524) (layer F.Cu) (net 20))
(segment (start 77.4375 58.25) (end 77.975 58.25) (width 0.1524) (layer F.Cu) (net 20))
(segment (start 77.975 58.25) (end 78.17019 58.05481) (width 0.1524) (layer F.Cu) (net 20))
(segment (start 81.3 56.3) (end 80.8 56.8) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.315452 56.287676) (end 81.3 56.3) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.33326 56.2791) (end 81.315452 56.287676) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.35253 56.274702) (end 81.33326 56.2791) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.372295 56.274702) (end 81.35253 56.274702) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.409372 56.287676) (end 81.391564 56.2791) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.497121 56.325297) (end 81.477355 56.325297) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.51639 56.320899) (end 81.497121 56.325297) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.534198 56.312324) (end 81.51639 56.320899) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.849089 56.000561) (end 81.549651 56.3) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.440278 56.312324) (end 81.409372 56.287676) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.836764 55.766361) (end 81.828189 55.784169) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.861412 55.985108) (end 81.849089 56.000561) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.828189 55.784169) (end 81.823791 55.803438) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.849088 55.750908) (end 81.836764 55.766361) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.391564 56.2791) (end 81.372295 56.274702) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.869988 55.9673) (end 81.861412 55.985108) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 85.5 52.1) (end 82.148528 55.451471) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 82.148528 55.451471) (end 81.849088 55.750908) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.861412 55.891188) (end 81.869988 55.908996) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 91.695888 51.695888) (end 91.291776 52.1) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 91.291776 52.1) (end 85.5 52.1) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.869988 55.908996) (end 81.874386 55.928266) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.458086 56.320899) (end 81.440278 56.312324) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.823791 55.803438) (end 81.823791 55.823204) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.823791 55.823204) (end 81.828189 55.842473) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.828189 55.842473) (end 81.836764 55.860281) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.836764 55.860281) (end 81.861412 55.891188) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.549651 56.3) (end 81.534198 56.312324) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.874386 55.928266) (end 81.874386 55.948031) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.477355 56.325297) (end 81.458086 56.320899) (width 0.1524) (layer B.Cu) (net 20))
(segment (start 81.874386 55.948031) (end 81.869988 55.9673) (width 0.1524) (layer B.Cu) (net 20))
(via (at 67.75 69.75) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 21))
(segment (start 68.092899 69.407101) (end 67.75 69.75) (width 0.1524) (layer F.Cu) (net 21))
(segment (start 68.273965 69.407101) (end 68.092899 69.407101) (width 0.1524) (layer F.Cu) (net 21))
(segment (start 73.25 64.431066) (end 68.273965 69.407101) (width 0.1524) (layer F.Cu) (net 21))
(segment (start 73.25 63.4375) (end 73.25 64.431066) (width 0.1524) (layer F.Cu) (net 21))
(segment (start 49.6 75) (end 48.35 76.25) (width 0.1524) (layer F.Cu) (net 21))
(segment (start 48.35 76.25) (end 46.201066 76.25) (width 0.1524) (layer F.Cu) (net 21))
(segment (start 46.201066 76.25) (end 45.81633 75.865264) (width 0.1524) (layer F.Cu) (net 21))
(segment (start 45.81633 75.865264) (end 45.81633 74.7) (width 0.1524) (layer F.Cu) (net 21))
(segment (start 44.366589 69.479189) (end 41.2524 66.365) (width 0.1524) (layer F.Cu) (net 21))
(segment (start 45.81633 74.7) (end 44.366589 73.250259) (width 0.1524) (layer F.Cu) (net 21))
(segment (start 41.2524 66.365) (end 40.35 66.365) (width 0.1524) (layer F.Cu) (net 21))
(segment (start 44.366589 73.250259) (end 44.366589 69.479189) (width 0.1524) (layer F.Cu) (net 21))
(segment (start 67.75 69.75) (end 67.25 69.75) (width 0.1524) (layer B.Cu) (net 21))
(segment (start 54.10481 70.49519) (end 53.7 70.9) (width 0.1524) (layer B.Cu) (net 21))
(segment (start 66.50481 70.49519) (end 54.10481 70.49519) (width 0.1524) (layer B.Cu) (net 21))
(segment (start 67.25 69.75) (end 66.50481 70.49519) (width 0.1524) (layer B.Cu) (net 21))
(segment (start 53.7 70.9) (end 49.6 75) (width 0.1524) (layer B.Cu) (net 21))
(segment (start 46.210001 74.150001) (end 47.06 75) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 44.671399 72.611399) (end 46.210001 74.150001) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 44.671399 67.711201) (end 44.671399 72.611399) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 44.7476 67.635) (end 44.671399 67.711201) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 45.65 67.635) (end 44.7476 67.635) (width 0.1524) (layer F.Cu) (net 22))
(via (at 67.4 68.2) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 22))
(segment (start 72.25 63.975) (end 72.25 63.4375) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 72.25 64.362132) (end 72.25 63.975) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 69.412132 67.2) (end 72.25 64.362132) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 69.4 67.2) (end 69.412132 67.2) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 68.4 68.2) (end 69.4 67.2) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 67.4 68.2) (end 68.4 68.2) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 48.8 73.26) (end 47.06 75) (width 0.1524) (layer B.Cu) (net 22))
(segment (start 67.4 68.2) (end 67.057101 68.542899) (width 0.1524) (layer B.Cu) (net 22))
(segment (start 67.057101 68.542899) (end 67.057101 68.742899) (width 0.1524) (layer B.Cu) (net 22))
(segment (start 67.057101 68.742899) (end 65.91443 69.88557) (width 0.1524) (layer B.Cu) (net 22))
(segment (start 54.3 69.88557) (end 53.88557 69.88557) (width 0.1524) (layer B.Cu) (net 22))
(segment (start 65.91443 69.88557) (end 54.3 69.88557) (width 0.1524) (layer B.Cu) (net 22))
(segment (start 53.37443 69.88557) (end 50 73.26) (width 0.1524) (layer B.Cu) (net 22))
(segment (start 53.7 69.88557) (end 53.37443 69.88557) (width 0.1524) (layer B.Cu) (net 22))
(segment (start 50 73.26) (end 48.8 73.26) (width 0.1524) (layer B.Cu) (net 22))
(segment (start 54.3 69.88557) (end 53.7 69.88557) (width 0.1524) (layer B.Cu) (net 22))
(via (at 68.75 70.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 23))
(segment (start 50.678601 76.461399) (end 49.6 77.54) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 68.75 70.015067) (end 68.75 70.5) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 68.75 69.793198) (end 68.75 70.015067) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 74.25 64.293198) (end 68.75 69.793198) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 74.25 63.4375) (end 74.25 64.293198) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 50.9 76.24) (end 49.6 77.54) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 50.9 74.3) (end 50.9 76.24) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 54.4 70.8) (end 50.9 74.3) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 66.754178 70.8) (end 54.4 70.8) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 67.054178 70.5) (end 66.754178 70.8) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 68.75 70.5) (end 67.054178 70.5) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 50.94 76.2) (end 49.6 77.54) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 52.9 76.2) (end 50.94 76.2) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 53.3 75.8) (end 52.9 76.2) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 46.5524 66.365) (end 45.65 66.365) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 53.3 73.1126) (end 53.3 75.8) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 47.8874 66.5) (end 47.8874 67.7) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 47.7524 66.365) (end 47.8874 66.5) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 46.6 66.365) (end 47.7524 66.365) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 53.3 73.1126) (end 47.8874 67.7) (width 0.1524) (layer F.Cu) (net 23))
hardware: pcb: redo dbg numbering and add silk to rpi header Redo the numbering for the dbg pins. While we're at it, add some silk to the Raspberry Pi header so that we know what we're looking at. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-23 08:14:46 +00:00
(segment (start 85.025 61) (end 85 61.025) (width 0.5) (layer F.Cu) (net 29))
(segment (start 84.725 60.75) (end 85 61.025) (width 0.1524) (layer F.Cu) (net 29))
(segment (start 77.4375 60.75) (end 84.725 60.75) (width 0.1524) (layer F.Cu) (net 29))
(segment (start 84.8 38.9) (end 91.2 38.9) (width 0.8) (layer F.Cu) (net 30))
(via (at 79.8 43) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 30))
(via (at 78.1 49.7) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 30))
(segment (start 78.2 49.8) (end 78.1 49.7) (width 0.1524) (layer B.Cu) (net 30))
(via (at 78.2 52.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 30))
(segment (start 78.2 52.6) (end 78.2 49.8) (width 0.1524) (layer B.Cu) (net 30))
(via (at 83.9 39.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 30))
(segment (start 79.8 43) (end 80.8 43) (width 0.1524) (layer B.Cu) (net 30))
(segment (start 80.8 43) (end 83.9 39.9) (width 0.1524) (layer B.Cu) (net 30))
(segment (start 83.9 39.8) (end 84.8 38.9) (width 0.1524) (layer F.Cu) (net 30))
(segment (start 83.9 39.9) (end 83.9 39.8) (width 0.1524) (layer F.Cu) (net 30))
(segment (start 78.2 53.3) (end 78.2 52.6) (width 0.1524) (layer F.Cu) (net 30))
(segment (start 76.25 55.25) (end 78.2 53.3) (width 0.1524) (layer F.Cu) (net 30))
(segment (start 76.25 56.5625) (end 76.25 55.25) (width 0.1524) (layer F.Cu) (net 30))
(segment (start 79.8 48) (end 78.1 49.7) (width 0.1524) (layer F.Cu) (net 30))
(segment (start 79.8 43) (end 79.8 48) (width 0.1524) (layer F.Cu) (net 30))
(segment (start 81.2 38.9) (end 74.8 38.9) (width 0.8) (layer F.Cu) (net 31))
(via (at 74.164001 54.993561) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 31))
(segment (start 74.25 56.5625) (end 74.25 55.07956) (width 0.1524) (layer F.Cu) (net 31))
(segment (start 74.25 55.07956) (end 74.164001 54.993561) (width 0.1524) (layer F.Cu) (net 31))
(segment (start 75.96025 38.9) (end 74.8 38.9) (width 0.1524) (layer F.Cu) (net 31))
(via (at 55 50) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 31))
(via (at 74.8 37.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 31))
(segment (start 74.8 37.8) (end 74.8 38.9) (width 0.1524) (layer F.Cu) (net 31))
(segment (start 73.57044 54.4) (end 74.164001 54.993561) (width 0.1524) (layer B.Cu) (net 31))
(segment (start 72.307954 54.4) (end 73.57044 54.4) (width 0.1524) (layer B.Cu) (net 31))
(segment (start 55.342899 50.342899) (end 55.342899 51.112088) (width 0.1524) (layer B.Cu) (net 31))
(segment (start 55 50) (end 55.342899 50.342899) (width 0.1524) (layer B.Cu) (net 31))
(segment (start 55.342899 51.112088) (end 55.609619 51.378808) (width 0.1524) (layer B.Cu) (net 31))
(segment (start 55.609619 51.378808) (end 55.609619 53.485355) (width 0.1524) (layer B.Cu) (net 31))
(segment (start 55 50) (end 54.3 50) (width 0.1524) (layer F.Cu) (net 31))
(via (at 53 46.3) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 31))
(segment (start 54.3 50) (end 53 48.7) (width 0.1524) (layer F.Cu) (net 31))
(segment (start 53 48.7) (end 53 46.3) (width 0.1524) (layer F.Cu) (net 31))
(segment (start 72.307954 54.4) (end 71.307954 53.4) (width 0.1524) (layer B.Cu) (net 31))
(segment (start 71.307954 53.4) (end 69.637868 53.4) (width 0.1524) (layer B.Cu) (net 31))
(segment (start 68.737868 54.3) (end 56.424264 54.3) (width 0.1524) (layer B.Cu) (net 31))
(segment (start 69.637868 53.4) (end 68.737868 54.3) (width 0.1524) (layer B.Cu) (net 31))
(segment (start 56.424264 54.3) (end 55.609619 53.485355) (width 0.1524) (layer B.Cu) (net 31))
(segment (start 74.457101 38.142899) (end 74.457101 39.442899) (width 0.1524) (layer B.Cu) (net 31))
(segment (start 74.8 37.8) (end 74.457101 38.142899) (width 0.1524) (layer B.Cu) (net 31))
(segment (start 74.457101 39.442899) (end 72.5 41.4) (width 0.1524) (layer B.Cu) (net 31))
(segment (start 54 41.4) (end 53 42.4) (width 0.1524) (layer B.Cu) (net 31))
(segment (start 72.5 41.4) (end 54 41.4) (width 0.1524) (layer B.Cu) (net 31))
(segment (start 53 42.4) (end 53 46.3) (width 0.1524) (layer B.Cu) (net 31))
(segment (start 77.328601 52.776201) (end 77.328601 53.728601) (width 0.1524) (layer F.Cu) (net 32))
(segment (start 76.9 52.7) (end 77.2524 52.7) (width 0.1524) (layer F.Cu) (net 32))
(segment (start 77.2524 52.7) (end 77.328601 52.776201) (width 0.1524) (layer F.Cu) (net 32))
(segment (start 75.75 55.307202) (end 75.75 56.5625) (width 0.1524) (layer F.Cu) (net 32))
(segment (start 77.328601 53.728601) (end 75.75 55.307202) (width 0.1524) (layer F.Cu) (net 32))
(segment (start 74.75 56.025) (end 74.75 56.5625) (width 0.1524) (layer F.Cu) (net 33))
(segment (start 74.75 55.253384) (end 74.75 56.025) (width 0.1524) (layer F.Cu) (net 33))
(segment (start 76.3 53.703384) (end 74.75 55.253384) (width 0.1524) (layer F.Cu) (net 33))
(segment (start 76.3 53.3) (end 76.3 53.703384) (width 0.1524) (layer F.Cu) (net 33))
(segment (start 75.25 56.025) (end 75.25 56.5625) (width 0.1524) (layer F.Cu) (net 34))
(segment (start 75.25 55.3024) (end 75.25 56.025) (width 0.1524) (layer F.Cu) (net 34))
(segment (start 76.9 53.6524) (end 75.25 55.3024) (width 0.1524) (layer F.Cu) (net 34))
(segment (start 76.9 53.3) (end 76.9 53.6524) (width 0.1524) (layer F.Cu) (net 34))
(via (at 80.2 57.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 48))
(via (at 92.6 51.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 48))
(segment (start 97.275216 46.924784) (end 98.124784 46.924784) (width 0.1524) (layer F.Cu) (net 48))
(segment (start 92.6 51.6) (end 97.275216 46.924784) (width 0.1524) (layer F.Cu) (net 48))
(segment (start 98.124784 46.924784) (end 99.075216 46.924784) (width 0.1524) (layer F.Cu) (net 48))
(segment (start 85.4 52.7) (end 91.5 52.7) (width 0.1524) (layer B.Cu) (net 48))
(segment (start 82.221841 55.878159) (end 85.4 52.7) (width 0.1524) (layer B.Cu) (net 48))
(segment (start 82.221841 56.578159) (end 82.221841 55.878159) (width 0.1524) (layer B.Cu) (net 48))
(segment (start 81.057101 57.742899) (end 82.221841 56.578159) (width 0.1524) (layer B.Cu) (net 48))
(segment (start 80.2 57.4) (end 80.542899 57.742899) (width 0.1524) (layer B.Cu) (net 48))
(segment (start 80.542899 57.742899) (end 81.057101 57.742899) (width 0.1524) (layer B.Cu) (net 48))
(segment (start 91.5 52.7) (end 92.6 51.6) (width 0.1524) (layer B.Cu) (net 48))
(segment (start 78.943741 57.75) (end 77.4375 57.75) (width 0.1524) (layer F.Cu) (net 48))
(segment (start 80.2 57.4) (end 79.85 57.75) (width 0.1524) (layer F.Cu) (net 48))
(segment (start 79.85 57.75) (end 78.943741 57.75) (width 0.1524) (layer F.Cu) (net 48))
(via (at 92 50.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 49))
(segment (start 97.4 45.2) (end 92 50.6) (width 0.1524) (layer F.Cu) (net 49))
(via (at 79.8 56.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 49))
(segment (start 82.554592 53.845408) (end 84.99371 51.40629) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 82.448528 53.951473) (end 82.554592 53.845408) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 82.396007 53.99336) (end 82.448528 53.951473) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 82.269987 54.037456) (end 82.335482 54.022506) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 82.202809 54.037455) (end 82.269987 54.037456) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 82.076789 53.993359) (end 82.137314 54.022507) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.834529 53.761738) (end 82.024265 53.951474) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.721481 53.690705) (end 81.782006 53.719853) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 82.024265 53.951474) (end 82.076789 53.993359) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.655986 53.675757) (end 81.721481 53.690705) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.523313 53.690706) (end 81.588808 53.675756) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.782006 53.719853) (end 81.834529 53.761738) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.410265 53.761737) (end 81.462788 53.719852) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.368379 53.814259) (end 81.410265 53.761737) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.339231 53.874786) (end 81.368379 53.814259) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 82.137314 54.022507) (end 82.202809 54.037455) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.641886 54.747478) (end 81.671032 54.686953) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.6 54.8) (end 81.641886 54.747478) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.5 54.9) (end 81.6 54.8) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.671033 54.488785) (end 81.641885 54.42826) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.6 54.375736) (end 81.410265 54.186001) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.462788 53.719852) (end 81.523313 53.690706) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 80.4 54.9) (end 81.5 54.9) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.671032 54.686953) (end 81.685982 54.621458) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 79.8 56.6) (end 79.8 55.5) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.324283 53.940279) (end 81.339231 53.874786) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 79.8 55.5) (end 80.4 54.9) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.410265 54.186001) (end 81.368378 54.133479) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.368378 54.133479) (end 81.339232 54.072952) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.588808 53.675756) (end 81.655986 53.675757) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.685982 54.621458) (end 81.685981 54.55428) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.685981 54.55428) (end 81.671033 54.488785) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.641885 54.42826) (end 81.6 54.375736) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 82.335482 54.022506) (end 82.396007 53.99336) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.324282 54.007459) (end 81.324283 53.940279) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 81.339232 54.072952) (end 81.324282 54.007459) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 84.99371 51.40629) (end 89.59371 51.40629) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 89.59371 51.40629) (end 90.4 50.6) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 90.4 50.6) (end 92 50.6) (width 0.1524) (layer B.Cu) (net 49))
(segment (start 79.78639 56.61361) (end 79.8 56.6) (width 0.1524) (layer F.Cu) (net 49))
(segment (start 77.4375 57.25) (end 79.15 57.25) (width 0.1524) (layer F.Cu) (net 49))
(segment (start 79.15 57.25) (end 79.78639 56.61361) (width 0.1524) (layer F.Cu) (net 49))
(via (at 97 71) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 55))
(segment (start 103.18 77.18) (end 103.18 77.7) (width 0.1524) (layer F.Cu) (net 55))
(segment (start 97 71) (end 103.18 77.18) (width 0.1524) (layer F.Cu) (net 55))
(segment (start 95.1 69.1) (end 97 71) (width 0.1524) (layer B.Cu) (net 55))
(via (at 85.5 64.2) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 55))
(segment (start 78.95 61.25) (end 77.4375 61.25) (width 0.1524) (layer F.Cu) (net 55))
(segment (start 81.9 64.2) (end 78.95 61.25) (width 0.1524) (layer F.Cu) (net 55))
(segment (start 85.5 64.2) (end 81.9 64.2) (width 0.1524) (layer F.Cu) (net 55))
(segment (start 85.5 67.9) (end 86.7 69.1) (width 0.1524) (layer B.Cu) (net 55))
(segment (start 85.5 64.2) (end 85.5 67.9) (width 0.1524) (layer B.Cu) (net 55))
(segment (start 86.7 69.1) (end 95.1 69.1) (width 0.1524) (layer B.Cu) (net 55))
(via (at 94.6 71.1) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 56))
(segment (start 98.1 74.6) (end 98.1 77.7) (width 0.1524) (layer F.Cu) (net 56))
(segment (start 94.6 71.1) (end 98.1 74.6) (width 0.1524) (layer F.Cu) (net 56))
(via (at 84.2 65.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 56))
(segment (start 94.257101 70.757101) (end 94.6 71.1) (width 0.1524) (layer B.Cu) (net 56))
(segment (start 94.257101 70.357101) (end 94.257101 70.757101) (width 0.1524) (layer B.Cu) (net 56))
(segment (start 93.60962 69.70962) (end 94.257101 70.357101) (width 0.1524) (layer B.Cu) (net 56))
(segment (start 86.447488 69.70962) (end 93.60962 69.70962) (width 0.1524) (layer B.Cu) (net 56))
(segment (start 84.2 67.462132) (end 86.447488 69.70962) (width 0.1524) (layer B.Cu) (net 56))
(segment (start 84.2 65.4) (end 84.2 67.462132) (width 0.1524) (layer B.Cu) (net 56))
(segment (start 84.2 64.915067) (end 84.094553 64.80962) (width 0.1524) (layer F.Cu) (net 56))
(segment (start 84.2 65.4) (end 84.2 64.915067) (width 0.1524) (layer F.Cu) (net 56))
(segment (start 84.094553 64.80962) (end 81.60962 64.80962) (width 0.1524) (layer F.Cu) (net 56))
(segment (start 79.05 62.25) (end 77.4375 62.25) (width 0.1524) (layer F.Cu) (net 56))
(segment (start 81.60962 64.80962) (end 79.05 62.25) (width 0.1524) (layer F.Cu) (net 56))
(via (at 95.7 71.3) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 57))
(segment (start 93.80481 69.40481) (end 95.7 71.3) (width 0.1524) (layer B.Cu) (net 57))
(segment (start 100.64 76.24) (end 100.64 77.7) (width 0.1524) (layer F.Cu) (net 57))
(segment (start 95.7 71.3) (end 100.64 76.24) (width 0.1524) (layer F.Cu) (net 57))
(segment (start 78.818934 61.75) (end 77.4375 61.75) (width 0.1524) (layer F.Cu) (net 57))
(via (at 84.8 64.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 57))
(segment (start 84.8 64.8) (end 84.8 67.631066) (width 0.1524) (layer B.Cu) (net 57))
(segment (start 84.8 67.631066) (end 86.573744 69.40481) (width 0.1524) (layer B.Cu) (net 57))
(segment (start 86.573744 69.40481) (end 93.80481 69.40481) (width 0.1524) (layer B.Cu) (net 57))
(segment (start 79.018934 61.75) (end 77.4375 61.75) (width 0.1524) (layer F.Cu) (net 57))
(segment (start 81.773744 64.50481) (end 79.018934 61.75) (width 0.1524) (layer F.Cu) (net 57))
(segment (start 84.60481 64.50481) (end 81.773744 64.50481) (width 0.1524) (layer F.Cu) (net 57))
(segment (start 84.8 64.7) (end 84.60481 64.50481) (width 0.1524) (layer F.Cu) (net 57))
(segment (start 84.8 64.8) (end 84.8 64.7) (width 0.1524) (layer F.Cu) (net 57))
(via (at 93.6 70.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 58))
(segment (start 95.56 73.344933) (end 95.56 77.7) (width 0.1524) (layer F.Cu) (net 58))
(segment (start 93.6 70.9) (end 93.6 71.384933) (width 0.1524) (layer F.Cu) (net 58))
(segment (start 93.6 71.384933) (end 95.56 73.344933) (width 0.1524) (layer F.Cu) (net 58))
(via (at 83.3 65.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 58))
(segment (start 82.529497 65.11443) (end 81.41443 65.11443) (width 0.1524) (layer F.Cu) (net 58))
(segment (start 83.3 65.4) (end 82.815067 65.4) (width 0.1524) (layer F.Cu) (net 58))
(segment (start 82.815067 65.4) (end 82.529497 65.11443) (width 0.1524) (layer F.Cu) (net 58))
(segment (start 79.05 62.75) (end 78.5 62.75) (width 0.1524) (layer F.Cu) (net 58))
(segment (start 81.41443 65.11443) (end 79.05 62.75) (width 0.1524) (layer F.Cu) (net 58))
(segment (start 78.5 62.75) (end 77.4375 62.75) (width 0.1524) (layer F.Cu) (net 58))
(segment (start 93.6 70.415067) (end 93.6 70.9) (width 0.1524) (layer B.Cu) (net 58))
(segment (start 93.199363 70.01443) (end 93.6 70.415067) (width 0.1524) (layer B.Cu) (net 58))
(segment (start 86.321232 70.01443) (end 93.199363 70.01443) (width 0.1524) (layer B.Cu) (net 58))
(segment (start 83.3 66.993198) (end 86.321232 70.01443) (width 0.1524) (layer B.Cu) (net 58))
(segment (start 83.3 65.4) (end 83.3 66.993198) (width 0.1524) (layer B.Cu) (net 58))
(segment (start 100.863781 45.550432) (end 100.449568 45.550432) (width 0.3) (layer F.Cu) (net 60))
(segment (start 100.449568 45.550432) (end 101.949568 47.050432) (width 0.3) (layer F.Cu) (net 60))
(segment (start 100.839249 45.475216) (end 100.524784 45.475216) (width 0.2) (layer F.Cu) (net 60))
(segment (start 101.11057 45.475216) (end 100.524784 45.475216) (width 0.1524) (layer F.Cu) (net 60))
(segment (start 102.292893 44.292893) (end 101.11057 45.475216) (width 0.1524) (layer F.Cu) (net 60))
(segment (start 108.434314 38.151472) (end 108.434314 37.880151) (width 0.1524) (layer F.Cu) (net 60))
(segment (start 102.292893 44.292893) (end 108.434314 38.151472) (width 0.1524) (layer F.Cu) (net 60))
(segment (start 97.5 42.5) (end 99 44) (width 0.3) (layer F.Cu) (net 61))
(segment (start 101.693146 41.792893) (end 99.792893 41.792893) (width 0.1524) (layer F.Cu) (net 61))
(segment (start 107.020101 36.465938) (end 101.693146 41.792893) (width 0.1524) (layer F.Cu) (net 61))
(segment (start 99.792893 43.207107) (end 99 44) (width 0.1524) (layer F.Cu) (net 61))
(segment (start 99.792893 41.792893) (end 99.792893 43.207107) (width 0.1524) (layer F.Cu) (net 61))
(via (at 72.4 55) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 62))
(segment (start 72.75 56.5625) (end 72.75 55.35) (width 0.1524) (layer F.Cu) (net 62))
(segment (start 72.75 55.35) (end 72.4 55) (width 0.1524) (layer F.Cu) (net 62))
(via (at 67 36) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 62))
(via (at 54.59949 50.799745) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 62))
(segment (start 54.59949 50.799745) (end 52.199745 48.4) (width 0.1524) (layer F.Cu) (net 62))
(via (at 52.4 45.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 62))
(segment (start 52.199745 48.4) (end 52.199745 45.800255) (width 0.1524) (layer F.Cu) (net 62))
(segment (start 52.199745 45.800255) (end 52.4 45.6) (width 0.1524) (layer F.Cu) (net 62))
(segment (start 55.304809 51.505064) (end 54.59949 50.799745) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 55.30481 53.611612) (end 55.304809 51.505064) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 72.4 55) (end 72.4 54.923112) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 71.123689 53.723689) (end 69.745245 53.723689) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 72.4 55) (end 71.123689 53.723689) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 69.745245 53.723689) (end 68.783364 54.68557) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 68.783364 54.68557) (end 56.378768 54.68557) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 56.378768 54.68557) (end 55.30481 53.611612) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 67 36) (end 67 36.3) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 67 36.3) (end 62.3 41) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 52.4 42.568934) (end 52.4 42.7) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 53.968934 41) (end 52.4 42.568934) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 62.3 41) (end 53.968934 41) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 52.4 42.7) (end 52.4 45.6) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 52.75 45.25) (end 52.4 45.6) (width 0.3) (layer F.Cu) (net 62))
(segment (start 54.25 45.25) (end 52.75 45.25) (width 0.3) (layer F.Cu) (net 62))
(via (at 71.2 54.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 63))
(segment (start 71.2 54.975) (end 71.2 54.8) (width 0.1524) (layer F.Cu) (net 63))
(segment (start 72.25 56.5625) (end 72.25 56.025) (width 0.1524) (layer F.Cu) (net 63))
(segment (start 72.25 56.025) (end 71.2 54.975) (width 0.1524) (layer F.Cu) (net 63))
(via (at 54.4 51.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 63))
(via (at 55 36) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 63))
(via (at 51.8285 44.872237) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 63))
(segment (start 54.4 51.8) (end 51.8285 49.228498) (width 0.1524) (layer F.Cu) (net 63))
(segment (start 51.8285 49.228498) (end 51.8285 44.872237) (width 0.1524) (layer F.Cu) (net 63))
(segment (start 51.8285 39.1715) (end 55 36) (width 0.1524) (layer B.Cu) (net 63))
(segment (start 51.8285 44.872237) (end 51.8285 39.1715) (width 0.1524) (layer B.Cu) (net 63))
(segment (start 54.4 51.8) (end 55 52.4) (width 0.1524) (layer B.Cu) (net 63))
(segment (start 55 52.4) (end 55 53.737868) (width 0.1524) (layer B.Cu) (net 63))
(segment (start 55 53.737868) (end 56.252512 54.99038) (width 0.1524) (layer B.Cu) (net 63))
(segment (start 56.252512 54.99038) (end 68.993621 54.99038) (width 0.1524) (layer B.Cu) (net 63))
(segment (start 68.993621 54.99038) (end 69.955502 54.028499) (width 0.1524) (layer B.Cu) (net 63))
(segment (start 70.913432 54.028499) (end 69.955502 54.028499) (width 0.1524) (layer B.Cu) (net 63))
(segment (start 71.2 54.315067) (end 70.913432 54.028499) (width 0.1524) (layer B.Cu) (net 63))
(segment (start 71.2 54.8) (end 71.2 54.315067) (width 0.1524) (layer B.Cu) (net 63))
(segment (start 50.622237 44.872237) (end 50.5 44.75) (width 0.3) (layer F.Cu) (net 63))
(segment (start 51.8285 44.872237) (end 50.622237 44.872237) (width 0.3) (layer F.Cu) (net 63))
(segment (start 71.75 56.5625) (end 71.75 56.213306) (width 0.1524) (layer F.Cu) (net 64))
(segment (start 71.75 56.213306) (end 70.2 54.663306) (width 0.1524) (layer F.Cu) (net 64))
(via (at 54.26495 52.702574) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 64))
(via (at 43 36) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 64))
(via (at 46.9 45.1) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 64))
(segment (start 43 41.2) (end 43 36) (width 0.1524) (layer B.Cu) (net 64))
(segment (start 46.9 45.1) (end 43 41.2) (width 0.1524) (layer B.Cu) (net 64))
(segment (start 54.017641 52.702574) (end 54.26495 52.702574) (width 0.1524) (layer F.Cu) (net 64))
(segment (start 46.9 45.584933) (end 54.017641 52.702574) (width 0.1524) (layer F.Cu) (net 64))
(segment (start 46.9 45.1) (end 46.9 45.584933) (width 0.1524) (layer F.Cu) (net 64))
(via (at 70.3 54.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 64))
(segment (start 70.3 54.745822) (end 70.3 54.6) (width 0.1524) (layer F.Cu) (net 64))
(segment (start 71.75 56.5625) (end 71.75 56.195822) (width 0.1524) (layer F.Cu) (net 64))
(segment (start 71.75 56.195822) (end 70.3 54.745822) (width 0.1524) (layer F.Cu) (net 64))
(segment (start 69.119877 55.29519) (end 56.126256 55.29519) (width 0.1524) (layer B.Cu) (net 64))
(segment (start 70.3 54.6) (end 69.815067 54.6) (width 0.1524) (layer B.Cu) (net 64))
(segment (start 69.815067 54.6) (end 69.119877 55.29519) (width 0.1524) (layer B.Cu) (net 64))
(segment (start 56.126256 55.29519) (end 54.607849 53.776783) (width 0.1524) (layer B.Cu) (net 64))
(segment (start 54.607849 53.045473) (end 54.26495 52.702574) (width 0.1524) (layer B.Cu) (net 64))
(segment (start 54.607849 53.776783) (end 54.607849 53.045473) (width 0.1524) (layer B.Cu) (net 64))
(segment (start 46.25 45.75) (end 46.9 45.1) (width 0.3) (layer F.Cu) (net 64))
(segment (start 45.75 45.75) (end 46.25 45.75) (width 0.3) (layer F.Cu) (net 64))
(via (at 53.8 53.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 65))
(via (at 48 48.2) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 65))
(segment (start 53.8 53.4) (end 48.6 48.2) (width 0.1524) (layer F.Cu) (net 65))
(segment (start 48.6 48.2) (end 48 48.2) (width 0.1524) (layer F.Cu) (net 65))
(segment (start 56 55.6) (end 53.8 53.4) (width 0.1524) (layer B.Cu) (net 65))
(via (at 31 36) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 65))
(segment (start 48 48.2) (end 48 47.6) (width 0.1524) (layer B.Cu) (net 65))
(via (at 70.15 55.4625) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 65))
(segment (start 71.25 56.5625) (end 70.15 55.4625) (width 0.1524) (layer F.Cu) (net 65))
(segment (start 69.527567 55.6) (end 68.25 55.6) (width 0.1524) (layer B.Cu) (net 65))
(segment (start 69.665067 55.4625) (end 69.527567 55.6) (width 0.1524) (layer B.Cu) (net 65))
(segment (start 70.15 55.4625) (end 69.665067 55.4625) (width 0.1524) (layer B.Cu) (net 65))
(segment (start 68.6 55.6) (end 68.25 55.6) (width 0.1524) (layer B.Cu) (net 65))
(segment (start 68.25 55.6) (end 56 55.6) (width 0.1524) (layer B.Cu) (net 65))
(segment (start 69.527567 55.6) (end 56 55.6) (width 0.1524) (layer B.Cu) (net 65))
(segment (start 31 36) (end 31 36.2) (width 0.1524) (layer B.Cu) (net 65))
(segment (start 36.1 41.3) (end 41.7 41.3) (width 0.1524) (layer B.Cu) (net 65))
(segment (start 31 36.2) (end 36.1 41.3) (width 0.1524) (layer B.Cu) (net 65))
(segment (start 48 47.6) (end 41.7 41.3) (width 0.1524) (layer B.Cu) (net 65))
(segment (start 47.8 48) (end 48 48.2) (width 0.3) (layer F.Cu) (net 65))
(segment (start 46 48) (end 47.8 48) (width 0.3) (layer F.Cu) (net 65))
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(via (at 70.5 64.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 66))
(segment (start 70.5 73.217919) (end 70.5 64.4) (width 0.1524) (layer B.Cu) (net 66))
(segment (start 69.92 75) (end 69.92 73.797919) (width 0.1524) (layer B.Cu) (net 66))
(segment (start 69.92 73.797919) (end 70.5 73.217919) (width 0.1524) (layer B.Cu) (net 66))
(segment (start 70.5 62.8125) (end 70.5625 62.75) (width 0.1524) (layer F.Cu) (net 66))
(segment (start 70.5 64.4) (end 70.5 62.8125) (width 0.1524) (layer F.Cu) (net 66))
(segment (start 70.15 62.25) (end 70.5625 62.25) (width 0.1524) (layer F.Cu) (net 67))
(via (at 69.9 65) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 67))
(segment (start 69.89639 64.99639) (end 69.9 65) (width 0.1524) (layer F.Cu) (net 67))
(segment (start 69.89639 62.37861) (end 69.89639 64.99639) (width 0.1524) (layer F.Cu) (net 67))
(segment (start 70.5625 62.25) (end 70.025 62.25) (width 0.1524) (layer F.Cu) (net 67))
(segment (start 70.025 62.25) (end 69.89639 62.37861) (width 0.1524) (layer F.Cu) (net 67))
(segment (start 68.229999 73.770001) (end 69.9 72.1) (width 0.1524) (layer B.Cu) (net 67))
(segment (start 68.229999 74.150001) (end 68.229999 73.770001) (width 0.1524) (layer B.Cu) (net 67))
(segment (start 67.38 75) (end 68.229999 74.150001) (width 0.1524) (layer B.Cu) (net 67))
(segment (start 69.9 72.1) (end 69.9 65) (width 0.1524) (layer B.Cu) (net 67))
(via (at 65.5 71.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 68))
(segment (start 60.42 71.8) (end 57.22 75) (width 0.1524) (layer B.Cu) (net 68))
(segment (start 65.5 71.8) (end 60.42 71.8) (width 0.1524) (layer B.Cu) (net 68))
(segment (start 66.145479 71.154521) (end 65.5 71.8) (width 0.1524) (layer F.Cu) (net 68))
(segment (start 66.145479 68.054521) (end 66.145479 71.154521) (width 0.1524) (layer F.Cu) (net 68))
(segment (start 67.7 66.5) (end 66.145479 68.054521) (width 0.1524) (layer F.Cu) (net 68))
(segment (start 70.5625 61.75) (end 70.025 61.75) (width 0.1524) (layer F.Cu) (net 68))
(segment (start 70.025 61.75) (end 69.3 62.475) (width 0.1524) (layer F.Cu) (net 68))
(segment (start 69.3 62.475) (end 69.3 65.9) (width 0.1524) (layer F.Cu) (net 68))
(segment (start 69.3 65.9) (end 68.8 66.4) (width 0.1524) (layer F.Cu) (net 68))
(segment (start 68.8 66.4) (end 67.8 66.4) (width 0.1524) (layer F.Cu) (net 68))
(segment (start 67.8 66.4) (end 67.7 66.5) (width 0.1524) (layer F.Cu) (net 68))
(segment (start 70.5625 61.25) (end 70.025 61.25) (width 0.1524) (layer F.Cu) (net 69))
(segment (start 70.5625 61.25) (end 69.956066 61.25) (width 0.1524) (layer F.Cu) (net 69))
(segment (start 70.025 61.25) (end 68.9 62.375) (width 0.1524) (layer F.Cu) (net 69))
(segment (start 68.9 62.375) (end 68.9 65.868934) (width 0.1524) (layer F.Cu) (net 69))
(via (at 66.5 66.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 69))
(segment (start 68.9 65.868934) (end 67.431066 65.868934) (width 0.1524) (layer F.Cu) (net 69))
(segment (start 67.431066 65.868934) (end 66.5 66.8) (width 0.1524) (layer F.Cu) (net 69))
(segment (start 66.157101 67.142899) (end 66.5 66.8) (width 0.1524) (layer B.Cu) (net 69))
(segment (start 66.157101 68.542899) (end 66.157101 67.142899) (width 0.1524) (layer B.Cu) (net 69))
(segment (start 65.6 69.1) (end 66.157101 68.542899) (width 0.1524) (layer B.Cu) (net 69))
(segment (start 44.52 77.54) (end 45.8 76.26) (width 0.1524) (layer B.Cu) (net 69))
(segment (start 45.8 76.26) (end 45.8 74) (width 0.1524) (layer B.Cu) (net 69))
(segment (start 45.8 74) (end 46.3 73.5) (width 0.1524) (layer B.Cu) (net 69))
(segment (start 46.3 73.5) (end 47.9 73.5) (width 0.1524) (layer B.Cu) (net 69))
(segment (start 47.9 73.5) (end 52.3 69.1) (width 0.1524) (layer B.Cu) (net 69))
(segment (start 52.3 69.1) (end 65.6 69.1) (width 0.1524) (layer B.Cu) (net 69))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(zone (net 4) (net_name +1V2) (layer B.Cu) (tstamp 5BF9D062) (hatch edge 0.508)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(priority 1)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(fill yes (arc_segments 16) (thermal_gap 0.154) (thermal_bridge_width 0.154))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(polygon
(pts
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(xy 80 59) (xy 68 59) (xy 68 61) (xy 80 61)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(filled_polygon
(pts
(xy 79.873 60.873) (xy 68.127 60.873) (xy 68.127 59.127) (xy 79.873 59.127)
)
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(zone (net 1) (net_name +5V) (layer F.Cu) (tstamp 5BF9D05F) (hatch edge 0.508)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(priority 3)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(fill yes (arc_segments 32) (thermal_gap 0.154) (thermal_bridge_width 0.154) (smoothing chamfer))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(polygon
(pts
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(xy 87 78) (xy 87 72.5) (xy 89.5 72.5) (xy 89.5 66.3) (xy 92.5 66.3)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(xy 92.5 64.3) (xy 98 64.3) (xy 88 53.8) (xy 88 48.7) (xy 106.85 29.85)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(xy 109.6 32.6) (xy 101.5 40.5) (xy 115.2 54.6) (xy 114.95 80) (xy 71 80)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(xy 71 76) (xy 76.5 76) (xy 76.5 78)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(filled_polygon
(pts
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(xy 109.255314 32.758774) (xy 108.698704 33.30164) (xy 108.66766 33.298583) (xy 108.612574 33.304008) (xy 108.559606 33.320076)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(xy 108.51079 33.346169) (xy 108.468002 33.381284) (xy 103.935447 37.913839) (xy 103.900332 37.956627) (xy 103.874239 38.005443)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(xy 103.873576 38.00763) (xy 101.411327 40.409082) (xy 101.395294 40.428128) (xy 101.383284 40.449936) (xy 101.37576 40.473669)
(xy 101.37301 40.498413) (xy 101.37514 40.523218) (xy 101.382069 40.54713) (xy 101.39353 40.569232) (xy 101.408915 40.588501)
(xy 101.893573 41.087309) (xy 101.545189 41.435693) (xy 100.684144 41.435693) (xy 100.675057 41.405737) (xy 100.632792 41.326666)
(xy 100.575914 41.257359) (xy 100.328427 41.009872) (xy 100.25912 40.952994) (xy 100.180049 40.910729) (xy 100.094251 40.884703)
(xy 100.005025 40.875915) (xy 99.915799 40.884703) (xy 99.830001 40.910729) (xy 99.75093 40.952994) (xy 99.681623 41.009872)
(xy 99.009872 41.681623) (xy 98.952994 41.75093) (xy 98.910729 41.830001) (xy 98.884703 41.915799) (xy 98.875915 42.005025)
(xy 98.884703 42.094251) (xy 98.910729 42.180049) (xy 98.952994 42.25912) (xy 99.009872 42.328427) (xy 99.257359 42.575914)
(xy 99.326666 42.632792) (xy 99.405737 42.675057) (xy 99.435694 42.684144) (xy 99.435694 43.059149) (xy 99.353666 43.141177)
(xy 99.288046 43.075557) (xy 99.207374 43.009352) (xy 99.115337 42.960156) (xy 99.01547 42.929862) (xy 98.911612 42.919633)
(xy 98.807754 42.929862) (xy 98.707887 42.960156) (xy 98.617823 43.008297) (xy 98.541572 42.932046) (xy 98.589412 42.842545)
(xy 98.619706 42.742678) (xy 98.629935 42.63882) (xy 98.619706 42.534962) (xy 98.589412 42.435095) (xy 98.540216 42.343058)
(xy 98.474011 42.262386) (xy 97.837614 41.625989) (xy 97.756942 41.559784) (xy 97.664905 41.510588) (xy 97.565038 41.480294)
(xy 97.46118 41.470065) (xy 97.357322 41.480294) (xy 97.257455 41.510588) (xy 97.165418 41.559784) (xy 97.084746 41.625989)
(xy 96.625125 42.08561) (xy 96.55892 42.166282) (xy 96.509724 42.258319) (xy 96.47943 42.358186) (xy 96.469201 42.462044)
(xy 96.47943 42.565902) (xy 96.509724 42.665769) (xy 96.55892 42.757806) (xy 96.625125 42.838478) (xy 97.261522 43.474875)
(xy 97.342194 43.54108) (xy 97.434231 43.590276) (xy 97.534098 43.62057) (xy 97.637956 43.630799) (xy 97.741814 43.62057)
(xy 97.841681 43.590276) (xy 97.932308 43.541834) (xy 98.008297 43.617823) (xy 97.960156 43.707887) (xy 97.929862 43.807754)
(xy 97.919633 43.911612) (xy 97.929862 44.01547) (xy 97.960156 44.115337) (xy 98.009352 44.207374) (xy 98.075557 44.288046)
(xy 98.711954 44.924443) (xy 98.792626 44.990648) (xy 98.884663 45.039844) (xy 98.98453 45.070138) (xy 99.088388 45.080367)
(xy 99.192246 45.070138) (xy 99.292113 45.039844) (xy 99.38415 44.990648) (xy 99.464822 44.924443) (xy 99.924443 44.464822)
(xy 99.990648 44.38415) (xy 100.039844 44.292113) (xy 100.070138 44.192246) (xy 100.080367 44.088388) (xy 100.070138 43.98453)
(xy 100.039844 43.884663) (xy 99.990648 43.792626) (xy 99.924443 43.711954) (xy 99.858823 43.646334) (xy 100.033068 43.472089)
(xy 100.046693 43.460907) (xy 100.091331 43.406517) (xy 100.124499 43.344463) (xy 100.140536 43.291597) (xy 100.144924 43.277131)
(xy 100.148166 43.244215) (xy 100.150093 43.224651) (xy 100.150093 43.224644) (xy 100.15182 43.207108) (xy 100.150093 43.189572)
(xy 100.150093 42.329984) (xy 100.329984 42.150093) (xy 101.654596 42.150093) (xy 101.506013 42.298676) (xy 101.419239 42.290129)
(xy 101.330013 42.298917) (xy 101.244215 42.324943) (xy 101.165144 42.367208) (xy 101.095837 42.424086) (xy 100.424086 43.095837)
(xy 100.367208 43.165144) (xy 100.324943 43.244215) (xy 100.298917 43.330013) (xy 100.290129 43.419239) (xy 100.298917 43.508465)
(xy 100.324943 43.594263) (xy 100.367208 43.673334) (xy 100.424086 43.742641) (xy 100.671573 43.990128) (xy 100.74088 44.047006)
(xy 100.819951 44.089271) (xy 100.905749 44.115297) (xy 100.994975 44.124085) (xy 101.084201 44.115297) (xy 101.169999 44.089271)
(xy 101.24907 44.047006) (xy 101.318377 43.990128) (xy 101.990128 43.318377) (xy 102.047006 43.24907) (xy 102.089271 43.169999)
(xy 102.115297 43.084201) (xy 102.124085 42.994975) (xy 102.115538 42.908201) (xy 102.900305 42.123435) (xy 103.421146 42.659483)
(xy 102.672262 43.408367) (xy 102.594251 43.384703) (xy 102.505025 43.375915) (xy 102.415799 43.384703) (xy 102.330001 43.410729)
(xy 102.25093 43.452994) (xy 102.181623 43.509872) (xy 101.509872 44.181623) (xy 101.452994 44.25093) (xy 101.410729 44.330001)
(xy 101.384703 44.415799) (xy 101.375915 44.505025) (xy 101.384703 44.594251) (xy 101.408367 44.672262) (xy 101.171343 44.909286)
(xy 100.81283 44.550773) (xy 100.732158 44.484568) (xy 100.640121 44.435372) (xy 100.540254 44.405078) (xy 100.436396 44.394849)
(xy 100.332538 44.405078) (xy 100.232671 44.435372) (xy 100.140634 44.484568) (xy 100.059962 44.550773) (xy 99.600341 45.010394)
(xy 99.534136 45.091066) (xy 99.48494 45.183103) (xy 99.454646 45.28297) (xy 99.444417 45.386828) (xy 99.454646 45.490686)
(xy 99.48494 45.590553) (xy 99.534136 45.68259) (xy 99.600341 45.763262) (xy 100.236738 46.399659) (xy 100.31741 46.465864)
(xy 100.409447 46.51506) (xy 100.509314 46.545354) (xy 100.613172 46.555583) (xy 100.71703 46.545354) (xy 100.807516 46.517906)
(xy 100.882094 46.592484) (xy 100.854646 46.68297) (xy 100.844417 46.786828) (xy 100.854646 46.890686) (xy 100.88494 46.990553)
(xy 100.934136 47.08259) (xy 101.000341 47.163262) (xy 101.636738 47.799659) (xy 101.71741 47.865864) (xy 101.809447 47.91506)
(xy 101.909314 47.945354) (xy 102.013172 47.955583) (xy 102.11703 47.945354) (xy 102.216897 47.91506) (xy 102.308934 47.865864)
(xy 102.389606 47.799659) (xy 102.849227 47.340038) (xy 102.915432 47.259366) (xy 102.964628 47.167329) (xy 102.994922 47.067462)
(xy 103.005151 46.963604) (xy 102.994922 46.859746) (xy 102.964628 46.759879) (xy 102.915432 46.667842) (xy 102.849227 46.58717)
(xy 102.21283 45.950773) (xy 102.132158 45.884568) (xy 102.040121 45.835372) (xy 101.940254 45.805078) (xy 101.836396 45.794849)
(xy 101.732538 45.805078) (xy 101.632671 45.835372) (xy 101.540634 45.884568) (xy 101.459962 45.950773) (xy 101.459698 45.951037)
(xy 101.448963 45.940302) (xy 101.449227 45.940038) (xy 101.515432 45.859366) (xy 101.564628 45.767329) (xy 101.594922 45.667462)
(xy 101.605151 45.563604) (xy 101.598174 45.492769) (xy 101.913524 45.177419) (xy 101.991535 45.201083) (xy 102.080761 45.209871)
(xy 102.169987 45.201083) (xy 102.255785 45.175057) (xy 102.334856 45.132792) (xy 102.404163 45.075914) (xy 103.075914 44.404163)
(xy 103.132792 44.334856) (xy 103.175057 44.255785) (xy 103.201083 44.169987) (xy 103.209871 44.080761) (xy 103.201083 43.991535)
(xy 103.177419 43.913524) (xy 103.919035 43.171909) (xy 104.804103 44.082819) (xy 104.069493 44.817429) (xy 104.008465 44.798917)
(xy 103.919239 44.790129) (xy 103.830013 44.798917) (xy 103.744215 44.824943) (xy 103.665144 44.867208) (xy 103.595837 44.924086)
(xy 103.444773 45.07515) (xy 103.326933 45.138137) (xy 103.223237 45.223237) (xy 103.138137 45.326933) (xy 103.07515 45.444773)
(xy 102.924086 45.595837) (xy 102.867208 45.665144) (xy 102.824943 45.744215) (xy 102.798917 45.830013) (xy 102.790129 45.919239)
(xy 102.798917 46.008465) (xy 102.824943 46.094263) (xy 102.867208 46.173334) (xy 102.924086 46.242641) (xy 103.171573 46.490128)
(xy 103.24088 46.547006) (xy 103.319951 46.589271) (xy 103.405749 46.615297) (xy 103.494975 46.624085) (xy 103.584201 46.615297)
(xy 103.669999 46.589271) (xy 103.74907 46.547006) (xy 103.818377 46.490128) (xy 103.920398 46.388107) (xy 104.10944 46.388107)
(xy 104.142893 46.391402) (xy 104.176346 46.388107) (xy 104.276392 46.378253) (xy 104.404761 46.339313) (xy 104.523067 46.276077)
(xy 104.626763 46.190977) (xy 104.648097 46.164981) (xy 105.753324 45.059754) (xy 106.780067 46.116474) (xy 106.760633 46.135908)
(xy 106.747053 46.147053) (xy 106.702566 46.201261) (xy 106.669509 46.263106) (xy 106.649152 46.330213) (xy 106.642278 46.4)
(xy 106.649152 46.469787) (xy 106.669509 46.536894) (xy 106.702566 46.598739) (xy 106.733751 46.636738) (xy 106.747053 46.652947)
(xy 106.760631 46.66409) (xy 114.644 54.547461) (xy 114.644001 79.644) (xy 71.127 79.644) (xy 71.127 76.6572)
(xy 75.793946 76.6572) (xy 75.811482 76.658927) (xy 75.829018 76.6572) (xy 75.829026 76.6572) (xy 75.881505 76.652031)
(xy 75.948838 76.631606) (xy 76.010892 76.598438) (xy 76.065282 76.5538) (xy 76.076464 76.540175) (xy 76.373 76.243639)
(xy 76.373 78) (xy 76.37544 78.024776) (xy 76.382667 78.048601) (xy 76.394403 78.070557) (xy 76.410197 78.089803)
(xy 76.429443 78.105597) (xy 76.451399 78.117333) (xy 76.475224 78.12456) (xy 76.5 78.127) (xy 87 78.127)
(xy 87.024776 78.12456) (xy 87.048601 78.117333) (xy 87.070557 78.105597) (xy 87.089803 78.089803) (xy 87.105597 78.070557)
(xy 87.117333 78.048601) (xy 87.12456 78.024776) (xy 87.127 78) (xy 87.127 75.681) (xy 87.147743 75.681)
(xy 87.18236 75.745763) (xy 87.248565 75.826435) (xy 87.329237 75.89264) (xy 87.369001 75.913895) (xy 87.369 76.156794)
(xy 87.348565 76.173565) (xy 87.28236 76.254237) (xy 87.233164 76.346274) (xy 87.20287 76.446141) (xy 87.192641 76.549999)
(xy 87.192641 77.450001) (xy 87.20287 77.553859) (xy 87.233164 77.653726) (xy 87.28236 77.745763) (xy 87.348565 77.826435)
(xy 87.429237 77.89264) (xy 87.521274 77.941836) (xy 87.621141 77.97213) (xy 87.724999 77.982359) (xy 88.375001 77.982359)
(xy 88.478859 77.97213) (xy 88.578726 77.941836) (xy 88.670763 77.89264) (xy 88.751435 77.826435) (xy 88.81764 77.745763)
(xy 88.852257 77.681) (xy 89.533453 77.681) (xy 89.633499 77.671146) (xy 89.761868 77.632206) (xy 89.880174 77.56897)
(xy 89.98387 77.48387) (xy 90.06897 77.380174) (xy 90.132206 77.261868) (xy 90.171146 77.133499) (xy 90.184295 77)
(xy 90.171146 76.866501) (xy 90.132206 76.738132) (xy 90.06897 76.619826) (xy 89.98387 76.51613) (xy 89.880174 76.43103)
(xy 89.761868 76.367794) (xy 89.633499 76.328854) (xy 89.533453 76.319) (xy 88.852257 76.319) (xy 88.81764 76.254237)
(xy 88.751435 76.173565) (xy 88.731 76.156795) (xy 88.731 75.720769) (xy 88.766836 75.653726) (xy 88.79713 75.553859)
(xy 88.807359 75.450001) (xy 88.807359 74.549999) (xy 88.79713 74.446141) (xy 88.766836 74.346274) (xy 88.71764 74.254237)
(xy 88.651435 74.173565) (xy 88.570763 74.10736) (xy 88.478726 74.058164) (xy 88.378859 74.02787) (xy 88.275001 74.017641)
(xy 87.624999 74.017641) (xy 87.521141 74.02787) (xy 87.421274 74.058164) (xy 87.329237 74.10736) (xy 87.248565 74.173565)
(xy 87.18236 74.254237) (xy 87.147743 74.319) (xy 87.127 74.319) (xy 87.127 72.627) (xy 88.078392 72.627)
(xy 88.088132 72.632206) (xy 88.216501 72.671146) (xy 88.316547 72.681) (xy 89.933453 72.681) (xy 90.033499 72.671146)
(xy 90.161868 72.632206) (xy 90.280174 72.56897) (xy 90.38387 72.48387) (xy 90.46897 72.380174) (xy 90.532206 72.261868)
(xy 90.571146 72.133499) (xy 90.584295 72) (xy 90.571146 71.866501) (xy 90.532206 71.738132) (xy 90.46897 71.619826)
(xy 90.38387 71.51613) (xy 90.280174 71.43103) (xy 90.161868 71.367794) (xy 90.033499 71.328854) (xy 89.933453 71.319)
(xy 89.627 71.319) (xy 89.627 70.838551) (xy 92.9761 70.838551) (xy 92.9761 70.961449) (xy 93.000076 71.081985)
(xy 93.047107 71.195528) (xy 93.115385 71.297713) (xy 93.202287 71.384615) (xy 93.243772 71.412334) (xy 93.247969 71.454956)
(xy 93.268394 71.522288) (xy 93.268395 71.522289) (xy 93.301563 71.584343) (xy 93.310743 71.595528) (xy 93.335016 71.625106)
(xy 93.335023 71.625113) (xy 93.346201 71.638733) (xy 93.359821 71.649911) (xy 95.2028 73.49289) (xy 95.202801 76.567641)
(xy 94.71 76.567641) (xy 94.654914 76.573066) (xy 94.601946 76.589134) (xy 94.55313 76.615227) (xy 94.510342 76.650342)
(xy 94.475227 76.69313) (xy 94.449134 76.741946) (xy 94.433066 76.794914) (xy 94.427641 76.85) (xy 94.427641 78.55)
(xy 94.433066 78.605086) (xy 94.449134 78.658054) (xy 94.475227 78.70687) (xy 94.510342 78.749658) (xy 94.55313 78.784773)
(xy 94.601946 78.810866) (xy 94.654914 78.826934) (xy 94.71 78.832359) (xy 96.41 78.832359) (xy 96.465086 78.826934)
(xy 96.518054 78.810866) (xy 96.56687 78.784773) (xy 96.609658 78.749658) (xy 96.644773 78.70687) (xy 96.670866 78.658054)
(xy 96.686934 78.605086) (xy 96.692359 78.55) (xy 96.692359 76.85) (xy 96.686934 76.794914) (xy 96.670866 76.741946)
(xy 96.644773 76.69313) (xy 96.609658 76.650342) (xy 96.56687 76.615227) (xy 96.518054 76.589134) (xy 96.465086 76.573066)
(xy 96.41 76.567641) (xy 95.9172 76.567641) (xy 95.9172 73.362469) (xy 95.918927 73.344933) (xy 95.9172 73.327397)
(xy 95.9172 73.327389) (xy 95.912031 73.27491) (xy 95.909873 73.267794) (xy 95.891606 73.207577) (xy 95.858438 73.145523)
(xy 95.842028 73.125529) (xy 95.824984 73.10476) (xy 95.824978 73.104754) (xy 95.813799 73.091133) (xy 95.800179 73.079955)
(xy 94.420678 71.700454) (xy 94.538551 71.7239) (xy 94.661449 71.7239) (xy 94.709237 71.714394) (xy 97.7428 74.747957)
(xy 97.742801 76.626464) (xy 97.665091 76.650037) (xy 97.46861 76.755058) (xy 97.296393 76.896393) (xy 97.155058 77.06861)
(xy 97.050037 77.265091) (xy 96.985365 77.478285) (xy 96.963528 77.7) (xy 96.985365 77.921715) (xy 97.050037 78.134909)
(xy 97.155058 78.33139) (xy 97.296393 78.503607) (xy 97.46861 78.644942) (xy 97.665091 78.749963) (xy 97.878285 78.814635)
(xy 98.044442 78.831) (xy 98.155558 78.831) (xy 98.321715 78.814635) (xy 98.534909 78.749963) (xy 98.73139 78.644942)
(xy 98.903607 78.503607) (xy 99.044942 78.33139) (xy 99.149963 78.134909) (xy 99.214635 77.921715) (xy 99.236472 77.7)
(xy 99.214635 77.478285) (xy 99.149963 77.265091) (xy 99.044942 77.06861) (xy 98.903607 76.896393) (xy 98.73139 76.755058)
(xy 98.534909 76.650037) (xy 98.4572 76.626464) (xy 98.4572 74.617535) (xy 98.458927 74.599999) (xy 98.4572 74.582463)
(xy 98.4572 74.582456) (xy 98.455004 74.560162) (xy 100.2828 76.387958) (xy 100.2828 76.626464) (xy 100.205091 76.650037)
(xy 100.00861 76.755058) (xy 99.836393 76.896393) (xy 99.695058 77.06861) (xy 99.590037 77.265091) (xy 99.525365 77.478285)
(xy 99.503528 77.7) (xy 99.525365 77.921715) (xy 99.590037 78.134909) (xy 99.695058 78.33139) (xy 99.836393 78.503607)
(xy 100.00861 78.644942) (xy 100.205091 78.749963) (xy 100.418285 78.814635) (xy 100.584442 78.831) (xy 100.695558 78.831)
(xy 100.861715 78.814635) (xy 101.074909 78.749963) (xy 101.27139 78.644942) (xy 101.443607 78.503607) (xy 101.584942 78.33139)
(xy 101.689963 78.134909) (xy 101.754635 77.921715) (xy 101.776472 77.7) (xy 101.754635 77.478285) (xy 101.689963 77.265091)
(xy 101.584942 77.06861) (xy 101.443607 76.896393) (xy 101.27139 76.755058) (xy 101.074909 76.650037) (xy 100.9972 76.626464)
(xy 100.9972 76.257536) (xy 100.998927 76.24) (xy 100.9972 76.222464) (xy 100.9972 76.222456) (xy 100.992031 76.169977)
(xy 100.988981 76.15992) (xy 100.971606 76.102644) (xy 100.947831 76.058164) (xy 100.938438 76.04059) (xy 100.926738 76.026334)
(xy 100.904984 75.999826) (xy 100.904974 75.999816) (xy 100.893799 75.9862) (xy 100.880185 75.975027) (xy 96.314394 71.409237)
(xy 96.3239 71.361449) (xy 96.3239 71.238551) (xy 96.299924 71.118015) (xy 96.252893 71.004472) (xy 96.208846 70.938551)
(xy 96.3761 70.938551) (xy 96.3761 71.061449) (xy 96.400076 71.181985) (xy 96.447107 71.295528) (xy 96.515385 71.397713)
(xy 96.602287 71.484615) (xy 96.704472 71.552893) (xy 96.818015 71.599924) (xy 96.938551 71.6239) (xy 97.061449 71.6239)
(xy 97.109237 71.614394) (xy 102.384545 76.889702) (xy 102.376393 76.896393) (xy 102.235058 77.06861) (xy 102.130037 77.265091)
(xy 102.065365 77.478285) (xy 102.043528 77.7) (xy 102.065365 77.921715) (xy 102.130037 78.134909) (xy 102.235058 78.33139)
(xy 102.376393 78.503607) (xy 102.54861 78.644942) (xy 102.745091 78.749963) (xy 102.958285 78.814635) (xy 103.124442 78.831)
(xy 103.235558 78.831) (xy 103.401715 78.814635) (xy 103.614909 78.749963) (xy 103.81139 78.644942) (xy 103.983607 78.503607)
(xy 104.124942 78.33139) (xy 104.229963 78.134909) (xy 104.294635 77.921715) (xy 104.316472 77.7) (xy 104.583528 77.7)
(xy 104.605365 77.921715) (xy 104.670037 78.134909) (xy 104.775058 78.33139) (xy 104.916393 78.503607) (xy 105.08861 78.644942)
(xy 105.285091 78.749963) (xy 105.498285 78.814635) (xy 105.664442 78.831) (xy 105.775558 78.831) (xy 105.941715 78.814635)
(xy 106.154909 78.749963) (xy 106.35139 78.644942) (xy 106.523607 78.503607) (xy 106.664942 78.33139) (xy 106.769963 78.134909)
(xy 106.834635 77.921715) (xy 106.856472 77.7) (xy 107.123528 77.7) (xy 107.145365 77.921715) (xy 107.210037 78.134909)
(xy 107.315058 78.33139) (xy 107.456393 78.503607) (xy 107.62861 78.644942) (xy 107.825091 78.749963) (xy 108.038285 78.814635)
(xy 108.204442 78.831) (xy 108.315558 78.831) (xy 108.481715 78.814635) (xy 108.694909 78.749963) (xy 108.89139 78.644942)
(xy 109.063607 78.503607) (xy 109.204942 78.33139) (xy 109.309963 78.134909) (xy 109.374635 77.921715) (xy 109.396472 77.7)
(xy 109.374635 77.478285) (xy 109.309963 77.265091) (xy 109.204942 77.06861) (xy 109.063607 76.896393) (xy 108.89139 76.755058)
(xy 108.694909 76.650037) (xy 108.481715 76.585365) (xy 108.315558 76.569) (xy 108.204442 76.569) (xy 108.038285 76.585365)
(xy 107.825091 76.650037) (xy 107.62861 76.755058) (xy 107.456393 76.896393) (xy 107.315058 77.06861) (xy 107.210037 77.265091)
(xy 107.145365 77.478285) (xy 107.123528 77.7) (xy 106.856472 77.7) (xy 106.834635 77.478285) (xy 106.769963 77.265091)
(xy 106.664942 77.06861) (xy 106.523607 76.896393) (xy 106.35139 76.755058) (xy 106.154909 76.650037) (xy 105.941715 76.585365)
(xy 105.775558 76.569) (xy 105.664442 76.569) (xy 105.498285 76.585365) (xy 105.285091 76.650037) (xy 105.08861 76.755058)
(xy 104.916393 76.896393) (xy 104.775058 77.06861) (xy 104.670037 77.265091) (xy 104.605365 77.478285) (xy 104.583528 77.7)
(xy 104.316472 77.7) (xy 104.294635 77.478285) (xy 104.229963 77.265091) (xy 104.124942 77.06861) (xy 103.983607 76.896393)
(xy 103.81139 76.755058) (xy 103.614909 76.650037) (xy 103.401715 76.585365) (xy 103.235558 76.569) (xy 103.124442 76.569)
(xy 103.078666 76.573509) (xy 97.614394 71.109237) (xy 97.6239 71.061449) (xy 97.6239 70.938551) (xy 97.599924 70.818015)
(xy 97.552893 70.704472) (xy 97.484615 70.602287) (xy 97.397713 70.515385) (xy 97.295528 70.447107) (xy 97.181985 70.400076)
(xy 97.061449 70.3761) (xy 96.938551 70.3761) (xy 96.818015 70.400076) (xy 96.704472 70.447107) (xy 96.602287 70.515385)
(xy 96.515385 70.602287) (xy 96.447107 70.704472) (xy 96.400076 70.818015) (xy 96.3761 70.938551) (xy 96.208846 70.938551)
(xy 96.184615 70.902287) (xy 96.097713 70.815385) (xy 95.995528 70.747107) (xy 95.881985 70.700076) (xy 95.761449 70.6761)
(xy 95.638551 70.6761) (xy 95.518015 70.700076) (xy 95.404472 70.747107) (xy 95.302287 70.815385) (xy 95.215385 70.902287)
(xy 95.20106 70.923726) (xy 95.199924 70.918015) (xy 95.152893 70.804472) (xy 95.084615 70.702287) (xy 94.997713 70.615385)
(xy 94.895528 70.547107) (xy 94.781985 70.500076) (xy 94.661449 70.4761) (xy 94.538551 70.4761) (xy 94.418015 70.500076)
(xy 94.304472 70.547107) (xy 94.202287 70.615385) (xy 94.170556 70.647116) (xy 94.152893 70.604472) (xy 94.084615 70.502287)
(xy 93.997713 70.415385) (xy 93.895528 70.347107) (xy 93.781985 70.300076) (xy 93.661449 70.2761) (xy 93.538551 70.2761)
(xy 93.418015 70.300076) (xy 93.304472 70.347107) (xy 93.202287 70.415385) (xy 93.115385 70.502287) (xy 93.047107 70.604472)
(xy 93.000076 70.718015) (xy 92.9761 70.838551) (xy 89.627 70.838551) (xy 89.627 66.427) (xy 92.5 66.427)
(xy 92.524776 66.42456) (xy 92.548601 66.417333) (xy 92.570557 66.405597) (xy 92.589803 66.389803) (xy 92.605597 66.370557)
(xy 92.617333 66.348601) (xy 92.62456 66.324776) (xy 92.627 66.3) (xy 92.627 64.427) (xy 93.432813 64.427)
(xy 93.414134 64.461946) (xy 93.398066 64.514914) (xy 93.392641 64.57) (xy 93.392641 65.041648) (xy 93.367795 65.088132)
(xy 93.328855 65.216501) (xy 93.319001 65.316547) (xy 93.319 67.033452) (xy 93.328854 67.133498) (xy 93.367794 67.261867)
(xy 93.43103 67.380173) (xy 93.51613 67.483869) (xy 93.619826 67.56897) (xy 93.738132 67.632206) (xy 93.866501 67.671146)
(xy 94 67.684295) (xy 94.133498 67.671146) (xy 94.261867 67.632206) (xy 94.380173 67.56897) (xy 94.483869 67.48387)
(xy 94.56897 67.380174) (xy 94.632206 67.261868) (xy 94.671146 67.133499) (xy 94.681 67.033453) (xy 94.681 65.316547)
(xy 94.671146 65.216501) (xy 94.632206 65.088132) (xy 94.607359 65.041647) (xy 94.607359 64.57) (xy 94.601934 64.514914)
(xy 94.585866 64.461946) (xy 94.567187 64.427) (xy 97.178398 64.427) (xy 97.1761 64.438551) (xy 97.1761 64.561449)
(xy 97.200076 64.681985) (xy 97.247107 64.795528) (xy 97.315385 64.897713) (xy 97.402287 64.984615) (xy 97.504472 65.052893)
(xy 97.618015 65.099924) (xy 97.738551 65.1239) (xy 97.861449 65.1239) (xy 97.981985 65.099924) (xy 98.095528 65.052893)
(xy 98.197713 64.984615) (xy 98.284615 64.897713) (xy 98.352893 64.795528) (xy 98.399924 64.681985) (xy 98.4239 64.561449)
(xy 98.4239 64.438551) (xy 98.399924 64.318015) (xy 98.352893 64.204472) (xy 98.284615 64.102287) (xy 98.197713 64.015385)
(xy 98.095528 63.947107) (xy 97.981985 63.900076) (xy 97.861449 63.8761) (xy 97.771667 63.8761) (xy 95.860801 61.869691)
(xy 95.860801 61.704655) (xy 95.862528 61.687119) (xy 95.860801 61.669583) (xy 95.860801 61.669575) (xy 95.855632 61.617096)
(xy 95.835207 61.549763) (xy 95.802039 61.487709) (xy 95.786394 61.468646) (xy 95.768585 61.446945) (xy 95.768575 61.446935)
(xy 95.7574 61.433319) (xy 95.743786 61.422146) (xy 93.681464 59.359825) (xy 93.670282 59.3462) (xy 93.615892 59.301562)
(xy 93.553838 59.268394) (xy 93.486505 59.247969) (xy 93.434026 59.2428) (xy 93.434018 59.2428) (xy 93.416482 59.241073)
(xy 93.398946 59.2428) (xy 93.359 59.2428) (xy 88.127 53.7492) (xy 88.127 51.138551) (xy 90.1761 51.138551)
(xy 90.1761 51.261449) (xy 90.200076 51.381985) (xy 90.247107 51.495528) (xy 90.315385 51.597713) (xy 90.402287 51.684615)
(xy 90.504472 51.752893) (xy 90.618015 51.799924) (xy 90.738551 51.8239) (xy 90.861449 51.8239) (xy 90.981985 51.799924)
(xy 91.072963 51.76224) (xy 91.095964 51.877873) (xy 91.142995 51.991416) (xy 91.211273 52.093601) (xy 91.298175 52.180503)
(xy 91.40036 52.248781) (xy 91.513903 52.295812) (xy 91.634439 52.319788) (xy 91.757337 52.319788) (xy 91.805125 52.310282)
(xy 91.906519 52.411676) (xy 91.917701 52.425301) (xy 91.972091 52.469939) (xy 92.034145 52.503107) (xy 92.075033 52.51551)
(xy 92.101477 52.523532) (xy 92.108217 52.524196) (xy 92.153957 52.528701) (xy 92.153964 52.528701) (xy 92.1715 52.530428)
(xy 92.189036 52.528701) (xy 93.260531 52.528701) (xy 93.278067 52.530428) (xy 93.295603 52.528701) (xy 93.295611 52.528701)
(xy 93.34809 52.523532) (xy 93.415423 52.503107) (xy 93.477477 52.469939) (xy 93.531867 52.425301) (xy 93.543049 52.411676)
(xy 97.272741 48.681984) (xy 99.619927 48.681984) (xy 100.18717 49.249227) (xy 100.267842 49.315432) (xy 100.359879 49.364628)
(xy 100.459746 49.394922) (xy 100.563604 49.405151) (xy 100.667462 49.394922) (xy 100.767329 49.364628) (xy 100.859366 49.315432)
(xy 100.940038 49.249227) (xy 101.399659 48.789606) (xy 101.465864 48.708934) (xy 101.51506 48.616897) (xy 101.545354 48.51703)
(xy 101.555583 48.413172) (xy 101.545354 48.309314) (xy 101.51506 48.209447) (xy 101.465864 48.11741) (xy 101.399659 48.036738)
(xy 100.763262 47.400341) (xy 100.68259 47.334136) (xy 100.590553 47.28494) (xy 100.490686 47.254646) (xy 100.386828 47.244417)
(xy 100.28297 47.254646) (xy 100.183103 47.28494) (xy 100.091066 47.334136) (xy 100.010394 47.400341) (xy 99.550773 47.859962)
(xy 99.484568 47.940634) (xy 99.470163 47.967584) (xy 99.357584 47.967584) (xy 99.367329 47.964628) (xy 99.459366 47.915432)
(xy 99.540038 47.849227) (xy 99.999659 47.389606) (xy 100.065864 47.308934) (xy 100.11506 47.216897) (xy 100.145354 47.11703)
(xy 100.155583 47.013172) (xy 100.145354 46.909314) (xy 100.11506 46.809447) (xy 100.065864 46.71741) (xy 99.999659 46.636738)
(xy 99.363262 46.000341) (xy 99.28259 45.934136) (xy 99.190553 45.88494) (xy 99.090686 45.854646) (xy 98.986828 45.844417)
(xy 98.88297 45.854646) (xy 98.783103 45.88494) (xy 98.691066 45.934136) (xy 98.610394 46.000341) (xy 98.150773 46.459962)
(xy 98.084568 46.540634) (xy 98.070163 46.567584) (xy 97.292752 46.567584) (xy 97.275216 46.565857) (xy 97.25768 46.567584)
(xy 97.257672 46.567584) (xy 97.21134 46.572148) (xy 97.205192 46.572753) (xy 97.171073 46.583103) (xy 97.13786 46.593178)
(xy 97.075806 46.626346) (xy 97.057862 46.641073) (xy 97.043394 46.652947) (xy 97.021416 46.670984) (xy 97.010234 46.684609)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(xy 92.709237 50.985606) (xy 92.661449 50.9761) (xy 92.538551 50.9761) (xy 92.493003 50.98516) (xy 92.552893 50.895528)
(xy 92.599924 50.781985) (xy 92.6239 50.661449) (xy 92.6239 50.538551) (xy 92.614394 50.490763) (xy 96.996766 46.108391)
(xy 97.262386 46.374011) (xy 97.343058 46.440216) (xy 97.435095 46.489412) (xy 97.534962 46.519706) (xy 97.63882 46.529935)
(xy 97.742678 46.519706) (xy 97.842545 46.489412) (xy 97.934582 46.440216) (xy 98.015254 46.374011) (xy 98.474875 45.91439)
(xy 98.54108 45.833718) (xy 98.590276 45.741681) (xy 98.62057 45.641814) (xy 98.630799 45.537956) (xy 98.62057 45.434098)
(xy 98.590276 45.334231) (xy 98.54108 45.242194) (xy 98.474875 45.161522) (xy 97.838478 44.525125) (xy 97.757806 44.45892)
(xy 97.665769 44.409724) (xy 97.565902 44.37943) (xy 97.462044 44.369201) (xy 97.358186 44.37943) (xy 97.258319 44.409724)
(xy 97.166282 44.45892) (xy 97.08561 44.525125) (xy 96.625989 44.984746) (xy 96.559784 45.065418) (xy 96.510588 45.157455)
(xy 96.480294 45.257322) (xy 96.470065 45.36118) (xy 96.480294 45.465038) (xy 96.510588 45.564905) (xy 96.517328 45.577515)
(xy 95.111468 46.983375) (xy 95.111378 46.982465) (xy 95.111378 45.193779) (xy 95.596334 44.708823) (xy 95.811954 44.924443)
(xy 95.892626 44.990648) (xy 95.984663 45.039844) (xy 96.08453 45.070138) (xy 96.188388 45.080367) (xy 96.292246 45.070138)
(xy 96.392113 45.039844) (xy 96.48415 44.990648) (xy 96.564822 44.924443) (xy 97.024443 44.464822) (xy 97.090648 44.38415)
(xy 97.139844 44.292113) (xy 97.170138 44.192246) (xy 97.180367 44.088388) (xy 97.170138 43.98453) (xy 97.139844 43.884663)
(xy 97.090648 43.792626) (xy 97.024443 43.711954) (xy 96.388046 43.075557) (xy 96.307374 43.009352) (xy 96.215337 42.960156)
(xy 96.11547 42.929862) (xy 96.011612 42.919633) (xy 95.907754 42.929862) (xy 95.807887 42.960156) (xy 95.71585 43.009352)
(xy 95.635178 43.075557) (xy 95.175557 43.535178) (xy 95.109352 43.61585) (xy 95.060156 43.707887) (xy 95.029862 43.807754)
(xy 95.019633 43.911612) (xy 95.029862 44.01547) (xy 95.060156 44.115337) (xy 95.101729 44.193114) (xy 94.513999 44.780844)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(xy 94.500378 44.792023) (xy 94.4892 44.805643) (xy 94.489194 44.805649) (xy 94.47336 44.824943) (xy 94.45574 44.846413)
(xy 94.422572 44.908467) (xy 94.402147 44.9758) (xy 94.396978 45.028279) (xy 94.396978 45.028286) (xy 94.395251 45.045822)
(xy 94.396978 45.063358) (xy 94.396979 46.852042) (xy 93.987868 47.261154) (xy 93.768555 47.041841) (xy 93.767124 47.039763)
(xy 93.74376 47.017046) (xy 93.733065 47.006351) (xy 93.731112 47.004748) (xy 93.729316 47.003002) (xy 93.717569 46.993634)
(xy 93.692301 46.972898) (xy 93.690073 46.971707) (xy 93.672866 46.957986) (xy 93.656198 46.942664) (xy 93.630425 46.926969)
(xy 93.605107 46.910562) (xy 93.584075 46.902194) (xy 93.54611 46.883911) (xy 93.526446 46.87268) (xy 93.497828 46.863114)
(xy 93.469495 46.852752) (xy 93.447118 46.849272) (xy 93.406053 46.839899) (xy 93.384372 46.833322) (xy 93.354325 46.830362)
(xy 93.324418 46.826567) (xy 93.301838 46.828153) (xy 93.25968 46.828153) (xy 93.2371 46.826567) (xy 93.207189 46.830363)
(xy 93.177147 46.833322) (xy 93.155469 46.839898) (xy 93.1144 46.849272) (xy 93.092024 46.852752) (xy 93.063691 46.863114)
(xy 93.035073 46.87268) (xy 93.015406 46.883912) (xy 92.977451 46.902191) (xy 92.956408 46.910563) (xy 92.931077 46.926979)
(xy 92.905321 46.942664) (xy 92.888654 46.957984) (xy 92.855708 46.984257) (xy 92.837062 46.997098) (xy 92.816027 47.018731)
(xy 92.794394 47.039766) (xy 92.781553 47.058412) (xy 92.755277 47.09136) (xy 92.739953 47.108032) (xy 92.724261 47.1338)
(xy 92.707857 47.159112) (xy 92.699487 47.180148) (xy 92.6812 47.218123) (xy 92.669973 47.23778) (xy 92.660408 47.266395)
(xy 92.650044 47.294735) (xy 92.646565 47.317108) (xy 92.637191 47.358177) (xy 92.630615 47.379855) (xy 92.627656 47.409897)
(xy 92.62386 47.439808) (xy 92.625446 47.462388) (xy 92.625446 47.504545) (xy 92.62386 47.527125) (xy 92.627655 47.557032)
(xy 92.630615 47.587079) (xy 92.637192 47.60876) (xy 92.646565 47.649825) (xy 92.650044 47.672198) (xy 92.660408 47.700538)
(xy 92.669973 47.729153) (xy 92.6812 47.74881) (xy 92.699489 47.786789) (xy 92.707856 47.807818) (xy 92.724252 47.833118)
(xy 92.739953 47.858901) (xy 92.755278 47.875574) (xy 92.769 47.89278) (xy 92.770191 47.895009) (xy 92.790905 47.920248)
(xy 92.800298 47.932027) (xy 92.802052 47.933831) (xy 92.803645 47.935772) (xy 92.814285 47.946412) (xy 92.837059 47.969834)
(xy 92.83914 47.971267) (xy 93.178393 48.31052) (xy 93.163381 48.308616) (xy 93.140809 48.310203) (xy 93.137879 48.310203)
(xy 93.11529 48.308616) (xy 93.085369 48.312412) (xy 93.055337 48.315369) (xy 93.033663 48.321943) (xy 93.030792 48.322598)
(xy 93.008404 48.32608) (xy 92.980066 48.336444) (xy 92.951465 48.346003) (xy 92.931801 48.357233) (xy 92.929133 48.358518)
(xy 92.908096 48.366888) (xy 92.88277 48.383301) (xy 92.857008 48.39899) (xy 92.843639 48.411278) (xy 92.826322 48.42549)
(xy 92.814527 48.434896) (xy 92.812725 48.436648) (xy 92.810784 48.438241) (xy 92.800121 48.448903) (xy 92.77672 48.471658)
(xy 92.77529 48.473734) (xy 92.65215 48.596873) (xy 92.652142 48.596879) (xy 91.013999 50.235022) (xy 91.000378 50.246201)
(xy 90.9892 50.259821) (xy 90.989194 50.259827) (xy 90.971793 50.281031) (xy 90.95574 50.300591) (xy 90.922572 50.362645)
(xy 90.902147 50.429978) (xy 90.896978 50.482457) (xy 90.896978 50.482464) (xy 90.895251 50.5) (xy 90.896978 50.517536)
(xy 90.896978 50.583167) (xy 90.861449 50.5761) (xy 90.738551 50.5761) (xy 90.618015 50.600076) (xy 90.504472 50.647107)
(xy 90.402287 50.715385) (xy 90.315385 50.802287) (xy 90.247107 50.904472) (xy 90.200076 51.018015) (xy 90.1761 51.138551)
(xy 88.127 51.138551) (xy 88.127 48.752606) (xy 98.529096 38.35051) (xy 98.530211 38.350848) (xy 98.599999 38.357722)
(xy 98.6 38.357722) (xy 98.669787 38.350848) (xy 98.736894 38.330491) (xy 98.798739 38.297434) (xy 98.839367 38.264092)
(xy 98.839369 38.26409) (xy 98.852947 38.252947) (xy 98.86409 38.239369) (xy 106.14746 30.956) (xy 107.452541 30.956)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(zone (net 5) (net_name +2V5) (layer F.Cu) (tstamp 5BF9D05C) (hatch edge 0.508)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(priority 2)
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(fill yes (arc_segments 32) (thermal_gap 0.154) (thermal_bridge_width 0.154))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(polygon
(pts
(xy 76.5 78.5) (xy 87.5 78.5) (xy 87.5 70) (xy 79.5 70) (xy 79.5 63.5)
(xy 78 62) (xy 76.5 62) (xy 76.5 66) (xy 76.5 66.5) (xy 76.5 72)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(filled_polygon
(pts
(xy 76.818648 63.056352) (xy 76.870907 63.09924) (xy 76.930528 63.131108) (xy 76.995221 63.150733) (xy 77.0625 63.157359)
(xy 77.8125 63.157359) (xy 77.879779 63.150733) (xy 77.944472 63.131108) (xy 77.989201 63.1072) (xy 78.902043 63.1072)
(xy 79.373 63.578157) (xy 79.373 66.132995) (xy 79.323565 66.173565) (xy 79.25736 66.254237) (xy 79.208164 66.346274)
(xy 79.17787 66.446141) (xy 79.167641 66.549999) (xy 79.167641 67.450001) (xy 79.17787 67.553859) (xy 79.208164 67.653726)
(xy 79.25736 67.745763) (xy 79.323565 67.826435) (xy 79.344 67.843206) (xy 79.344 68.156794) (xy 79.323565 68.173565)
(xy 79.25736 68.254237) (xy 79.208164 68.346274) (xy 79.17787 68.446141) (xy 79.167641 68.549999) (xy 79.167641 69.450001)
(xy 79.17787 69.553859) (xy 79.208164 69.653726) (xy 79.25736 69.745763) (xy 79.323565 69.826435) (xy 79.344001 69.843206)
(xy 79.344001 70.156794) (xy 79.323565 70.173565) (xy 79.25736 70.254237) (xy 79.208164 70.346274) (xy 79.17787 70.446141)
(xy 79.167641 70.549999) (xy 79.167641 71.450001) (xy 79.17787 71.553859) (xy 79.208164 71.653726) (xy 79.25736 71.745763)
(xy 79.323565 71.826435) (xy 79.404237 71.89264) (xy 79.496274 71.941836) (xy 79.596141 71.97213) (xy 79.699999 71.982359)
(xy 80.350001 71.982359) (xy 80.453859 71.97213) (xy 80.553726 71.941836) (xy 80.645763 71.89264) (xy 80.659947 71.881)
(xy 81.133453 71.881) (xy 81.233499 71.871146) (xy 81.361868 71.832206) (xy 81.480174 71.76897) (xy 81.58387 71.68387)
(xy 81.66897 71.580174) (xy 81.732206 71.461868) (xy 81.771146 71.333499) (xy 81.784295 71.2) (xy 81.771146 71.066501)
(xy 81.732206 70.938132) (xy 81.66897 70.819826) (xy 81.59115 70.725) (xy 84.587641 70.725) (xy 84.587641 71.375)
(xy 84.593066 71.430086) (xy 84.609134 71.483054) (xy 84.635227 71.53187) (xy 84.670342 71.574658) (xy 84.71313 71.609773)
(xy 84.761946 71.635866) (xy 84.814914 71.651934) (xy 84.87 71.657359) (xy 86.43 71.657359) (xy 86.485086 71.651934)
(xy 86.538054 71.635866) (xy 86.58687 71.609773) (xy 86.629658 71.574658) (xy 86.664773 71.53187) (xy 86.690866 71.483054)
(xy 86.706934 71.430086) (xy 86.712359 71.375) (xy 86.712359 70.725) (xy 86.706934 70.669914) (xy 86.690866 70.616946)
(xy 86.664773 70.56813) (xy 86.629658 70.525342) (xy 86.58687 70.490227) (xy 86.538054 70.464134) (xy 86.485086 70.448066)
(xy 86.43 70.442641) (xy 84.87 70.442641) (xy 84.814914 70.448066) (xy 84.761946 70.464134) (xy 84.71313 70.490227)
(xy 84.670342 70.525342) (xy 84.635227 70.56813) (xy 84.609134 70.616946) (xy 84.593066 70.669914) (xy 84.587641 70.725)
(xy 81.59115 70.725) (xy 81.58387 70.71613) (xy 81.480174 70.63103) (xy 81.361868 70.567794) (xy 81.233499 70.528854)
(xy 81.133453 70.519) (xy 80.879306 70.519) (xy 80.87213 70.446141) (xy 80.841836 70.346274) (xy 80.79264 70.254237)
(xy 80.726435 70.173565) (xy 80.706 70.156795) (xy 80.706 70.127) (xy 87.373 70.127) (xy 87.373 70.523161)
(xy 87.370342 70.525342) (xy 87.335227 70.56813) (xy 87.309134 70.616946) (xy 87.293066 70.669914) (xy 87.287641 70.725)
(xy 87.287641 71.375) (xy 87.293066 71.430086) (xy 87.309134 71.483054) (xy 87.331555 71.525) (xy 87.309134 71.566946)
(xy 87.293066 71.619914) (xy 87.287641 71.675) (xy 87.287641 72.219) (xy 87 72.219) (xy 86.892466 72.24039)
(xy 86.801303 72.301303) (xy 86.74039 72.392466) (xy 86.719 72.5) (xy 86.719 74.225431) (xy 86.676435 74.173565)
(xy 86.595763 74.10736) (xy 86.503726 74.058164) (xy 86.403859 74.02787) (xy 86.300001 74.017641) (xy 85.955719 74.017641)
(xy 85.778419 73.840341) (xy 85.771146 73.766501) (xy 85.732206 73.638132) (xy 85.66897 73.519826) (xy 85.583869 73.41613)
(xy 85.480173 73.33103) (xy 85.361867 73.267794) (xy 85.233498 73.228854) (xy 85.1 73.215705) (xy 84.966501 73.228854)
(xy 84.838132 73.267794) (xy 84.719826 73.33103) (xy 84.61613 73.416131) (xy 84.53103 73.519827) (xy 84.467794 73.638133)
(xy 84.428854 73.766502) (xy 84.419 73.866548) (xy 84.419 74.091547) (xy 84.415705 74.125) (xy 84.419 74.158452)
(xy 84.419 74.158453) (xy 84.428854 74.258499) (xy 84.467794 74.386868) (xy 84.53103 74.505174) (xy 84.616131 74.60887)
(xy 84.642122 74.6302) (xy 85.117641 75.10572) (xy 85.117641 75.450001) (xy 85.12787 75.553859) (xy 85.158164 75.653726)
(xy 85.20736 75.745763) (xy 85.273565 75.826435) (xy 85.354237 75.89264) (xy 85.446274 75.941836) (xy 85.546141 75.97213)
(xy 85.649999 75.982359) (xy 86.300001 75.982359) (xy 86.403859 75.97213) (xy 86.503726 75.941836) (xy 86.595763 75.89264)
(xy 86.676435 75.826435) (xy 86.719 75.774569) (xy 86.719 76.194968) (xy 86.701435 76.173565) (xy 86.620763 76.10736)
(xy 86.528726 76.058164) (xy 86.428859 76.02787) (xy 86.325001 76.017641) (xy 85.674999 76.017641) (xy 85.571141 76.02787)
(xy 85.471274 76.058164) (xy 85.379237 76.10736) (xy 85.298565 76.173565) (xy 85.23236 76.254237) (xy 85.197743 76.319)
(xy 84.827257 76.319) (xy 84.79264 76.254237) (xy 84.726435 76.173565) (xy 84.645763 76.10736) (xy 84.553726 76.058164)
(xy 84.453859 76.02787) (xy 84.350001 76.017641) (xy 83.699999 76.017641) (xy 83.596141 76.02787) (xy 83.496274 76.058164)
(xy 83.404237 76.10736) (xy 83.323565 76.173565) (xy 83.25736 76.254237) (xy 83.208164 76.346274) (xy 83.17787 76.446141)
(xy 83.167641 76.549999) (xy 83.167641 77.450001) (xy 83.17787 77.553859) (xy 83.208164 77.653726) (xy 83.243055 77.719)
(xy 76.781 77.719) (xy 76.781 76) (xy 76.75961 75.892466) (xy 76.698697 75.801303) (xy 76.627 75.753397)
(xy 76.627 63.952158) (xy 76.631108 63.944472) (xy 76.650733 63.879779) (xy 76.657359 63.8125) (xy 76.657359 63.071068)
(xy 76.753725 63.041836) (xy 76.790572 63.022141)
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(zone (net 2) (net_name GND) (layer B.Cu) (tstamp 5BF9D059) (hatch edge 0.508)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(fill yes (arc_segments 32) (thermal_gap 0.154) (thermal_bridge_width 0.154) (smoothing chamfer))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(polygon
(pts
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(xy 114.95 80) (xy 115.3 54.4) (xy 107.5 46.5) (xy 114.65 38.65) (xy 115.15 38.15)
(xy 106.85 29.85) (xy 105.9 30.8) (xy 98.5 37.6) (xy 90.7 29.8) (xy 72.5 30)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(xy 72.5 41.5) (xy 25 41.5) (xy 25 80)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(filled_polygon
(pts
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(xy 98.335919 38.23938) (xy 98.347053 38.252947) (xy 98.36062 38.264081) (xy 98.360631 38.264092) (xy 98.40126 38.297434)
(xy 98.463105 38.330491) (xy 98.530211 38.350848) (xy 98.599999 38.357722) (xy 98.6 38.357722) (xy 98.669787 38.350848)
(xy 98.736894 38.330491) (xy 98.798739 38.297434) (xy 98.839367 38.264092) (xy 98.839369 38.26409) (xy 98.852947 38.252947)
(xy 98.86409 38.239369) (xy 106.14746 30.956) (xy 107.452541 30.956) (xy 114.044001 37.547461) (xy 114.044 38.85254)
(xy 106.760633 46.135908) (xy 106.747053 46.147053) (xy 106.73591 46.160631) (xy 106.735908 46.160633) (xy 106.702566 46.201261)
(xy 106.669509 46.263106) (xy 106.649152 46.330213) (xy 106.642278 46.4) (xy 106.649152 46.469787) (xy 106.669509 46.536894)
(xy 106.702566 46.598739) (xy 106.747053 46.652947) (xy 106.760631 46.66409) (xy 114.644 54.547461) (xy 114.644001 79.644)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(xy 25.356 79.644) (xy 25.356 77.54) (xy 25.603528 77.54) (xy 25.625365 77.761715) (xy 25.690037 77.974909)
(xy 25.795058 78.17139) (xy 25.936393 78.343607) (xy 26.10861 78.484942) (xy 26.305091 78.589963) (xy 26.518285 78.654635)
(xy 26.684442 78.671) (xy 26.795558 78.671) (xy 26.961715 78.654635) (xy 27.174909 78.589963) (xy 27.37139 78.484942)
(xy 27.543607 78.343607) (xy 27.684942 78.17139) (xy 27.789963 77.974909) (xy 27.854635 77.761715) (xy 27.876472 77.54)
(xy 28.143528 77.54) (xy 28.165365 77.761715) (xy 28.230037 77.974909) (xy 28.335058 78.17139) (xy 28.476393 78.343607)
(xy 28.64861 78.484942) (xy 28.845091 78.589963) (xy 29.058285 78.654635) (xy 29.224442 78.671) (xy 29.335558 78.671)
(xy 29.501715 78.654635) (xy 29.714909 78.589963) (xy 29.91139 78.484942) (xy 30.083607 78.343607) (xy 30.224942 78.17139)
(xy 30.329963 77.974909) (xy 30.394635 77.761715) (xy 30.416472 77.54) (xy 30.683528 77.54) (xy 30.705365 77.761715)
(xy 30.770037 77.974909) (xy 30.875058 78.17139) (xy 31.016393 78.343607) (xy 31.18861 78.484942) (xy 31.385091 78.589963)
(xy 31.598285 78.654635) (xy 31.764442 78.671) (xy 31.875558 78.671) (xy 32.041715 78.654635) (xy 32.254909 78.589963)
(xy 32.45139 78.484942) (xy 32.623607 78.343607) (xy 32.764942 78.17139) (xy 32.869963 77.974909) (xy 32.934635 77.761715)
(xy 32.956472 77.54) (xy 35.763528 77.54) (xy 35.785365 77.761715) (xy 35.850037 77.974909) (xy 35.955058 78.17139)
(xy 36.096393 78.343607) (xy 36.26861 78.484942) (xy 36.465091 78.589963) (xy 36.678285 78.654635) (xy 36.844442 78.671)
(xy 36.955558 78.671) (xy 37.121715 78.654635) (xy 37.334909 78.589963) (xy 37.53139 78.484942) (xy 37.703607 78.343607)
(xy 37.844942 78.17139) (xy 37.949963 77.974909) (xy 38.014635 77.761715) (xy 38.036472 77.54) (xy 40.843528 77.54)
(xy 40.865365 77.761715) (xy 40.930037 77.974909) (xy 41.035058 78.17139) (xy 41.176393 78.343607) (xy 41.34861 78.484942)
(xy 41.545091 78.589963) (xy 41.758285 78.654635) (xy 41.924442 78.671) (xy 42.035558 78.671) (xy 42.201715 78.654635)
(xy 42.414909 78.589963) (xy 42.61139 78.484942) (xy 42.783607 78.343607) (xy 42.924942 78.17139) (xy 43.029963 77.974909)
(xy 43.094635 77.761715) (xy 43.116472 77.54) (xy 43.383528 77.54) (xy 43.405365 77.761715) (xy 43.470037 77.974909)
(xy 43.575058 78.17139) (xy 43.716393 78.343607) (xy 43.88861 78.484942) (xy 44.085091 78.589963) (xy 44.298285 78.654635)
(xy 44.464442 78.671) (xy 44.575558 78.671) (xy 44.741715 78.654635) (xy 44.954909 78.589963) (xy 45.15139 78.484942)
(xy 45.323607 78.343607) (xy 45.464942 78.17139) (xy 45.569963 77.974909) (xy 45.634635 77.761715) (xy 45.656472 77.54)
(xy 45.634635 77.318285) (xy 45.569963 77.105091) (xy 45.531683 77.033474) (xy 46.040179 76.524978) (xy 46.053799 76.5138)
(xy 46.064978 76.500179) (xy 46.064983 76.500174) (xy 46.081397 76.480173) (xy 46.098438 76.45941) (xy 46.131606 76.397356)
(xy 46.152031 76.330023) (xy 46.1572 76.277544) (xy 46.1572 76.277537) (xy 46.158927 76.260001) (xy 46.1572 76.242465)
(xy 46.1572 75.68274) (xy 46.256393 75.803607) (xy 46.42861 75.944942) (xy 46.625091 76.049963) (xy 46.838285 76.114635)
(xy 47.004442 76.131) (xy 47.115558 76.131) (xy 47.281715 76.114635) (xy 47.494909 76.049963) (xy 47.69139 75.944942)
(xy 47.863607 75.803607) (xy 47.942801 75.707109) (xy 47.942801 76.152042) (xy 47.566526 76.528317) (xy 47.494909 76.490037)
(xy 47.281715 76.425365) (xy 47.115558 76.409) (xy 47.004442 76.409) (xy 46.838285 76.425365) (xy 46.625091 76.490037)
(xy 46.42861 76.595058) (xy 46.256393 76.736393) (xy 46.115058 76.90861) (xy 46.010037 77.105091) (xy 45.945365 77.318285)
(xy 45.923528 77.54) (xy 45.945365 77.761715) (xy 46.010037 77.974909) (xy 46.115058 78.17139) (xy 46.256393 78.343607)
(xy 46.42861 78.484942) (xy 46.625091 78.589963) (xy 46.838285 78.654635) (xy 47.004442 78.671) (xy 47.115558 78.671)
(xy 47.281715 78.654635) (xy 47.494909 78.589963) (xy 47.69139 78.484942) (xy 47.863607 78.343607) (xy 48.004942 78.17139)
(xy 48.109963 77.974909) (xy 48.174635 77.761715) (xy 48.196472 77.54) (xy 48.174635 77.318285) (xy 48.109963 77.105091)
(xy 48.071683 77.033474) (xy 48.540175 76.564982) (xy 48.5538 76.5538) (xy 48.598438 76.49941) (xy 48.631606 76.437356)
(xy 48.652031 76.370023) (xy 48.6572 76.317544) (xy 48.6572 76.317536) (xy 48.658927 76.3) (xy 48.6572 76.282464)
(xy 48.6572 75.634) (xy 48.796393 75.803607) (xy 48.96861 75.944942) (xy 49.165091 76.049963) (xy 49.378285 76.114635)
(xy 49.544442 76.131) (xy 49.655558 76.131) (xy 49.821715 76.114635) (xy 50.034909 76.049963) (xy 50.23139 75.944942)
(xy 50.403607 75.803607) (xy 50.542801 75.633999) (xy 50.542801 76.092042) (xy 50.106526 76.528317) (xy 50.034909 76.490037)
(xy 49.821715 76.425365) (xy 49.655558 76.409) (xy 49.544442 76.409) (xy 49.378285 76.425365) (xy 49.165091 76.490037)
(xy 48.96861 76.595058) (xy 48.796393 76.736393) (xy 48.655058 76.90861) (xy 48.550037 77.105091) (xy 48.485365 77.318285)
(xy 48.463528 77.54) (xy 48.485365 77.761715) (xy 48.550037 77.974909) (xy 48.655058 78.17139) (xy 48.796393 78.343607)
(xy 48.96861 78.484942) (xy 49.165091 78.589963) (xy 49.378285 78.654635) (xy 49.544442 78.671) (xy 49.655558 78.671)
(xy 49.821715 78.654635) (xy 50.034909 78.589963) (xy 50.23139 78.484942) (xy 50.403607 78.343607) (xy 50.544942 78.17139)
(xy 50.649963 77.974909) (xy 50.714635 77.761715) (xy 50.736472 77.54) (xy 50.714635 77.318285) (xy 50.649963 77.105091)
(xy 50.611683 77.033474) (xy 51.140175 76.504982) (xy 51.1538 76.4938) (xy 51.198438 76.43941) (xy 51.231606 76.377356)
(xy 51.237358 76.358395) (xy 51.252031 76.310024) (xy 51.25523 76.277543) (xy 51.2572 76.257544) (xy 51.2572 76.257536)
(xy 51.258927 76.24) (xy 51.2572 76.222464) (xy 51.2572 75.70711) (xy 51.336393 75.803607) (xy 51.50861 75.944942)
(xy 51.705091 76.049963) (xy 51.918285 76.114635) (xy 52.084442 76.131) (xy 52.195558 76.131) (xy 52.361715 76.114635)
(xy 52.574909 76.049963) (xy 52.77139 75.944942) (xy 52.943607 75.803607) (xy 53.084942 75.63139) (xy 53.189963 75.434909)
(xy 53.254635 75.221715) (xy 53.276472 75) (xy 53.254635 74.778285) (xy 53.189963 74.565091) (xy 53.084942 74.36861)
(xy 52.943607 74.196393) (xy 52.77139 74.055058) (xy 52.574909 73.950037) (xy 52.361715 73.885365) (xy 52.195558 73.869)
(xy 52.084442 73.869) (xy 51.918285 73.885365) (xy 51.776904 73.928253) (xy 54.547957 71.1572) (xy 57.737643 71.1572)
(xy 55.835016 73.059827) (xy 55.835012 73.059832) (xy 55.679821 73.215022) (xy 55.666201 73.2262) (xy 55.655023 73.23982)
(xy 55.655016 73.239827) (xy 55.638603 73.259827) (xy 55.621563 73.28059) (xy 55.610353 73.301563) (xy 55.588394 73.342645)
(xy 55.567969 73.409977) (xy 55.561073 73.48) (xy 55.562801 73.497546) (xy 55.562801 74.292891) (xy 55.483607 74.196393)
(xy 55.31139 74.055058) (xy 55.114909 73.950037) (xy 54.901715 73.885365) (xy 54.735558 73.869) (xy 54.624442 73.869)
(xy 54.458285 73.885365) (xy 54.245091 73.950037) (xy 54.04861 74.055058) (xy 53.876393 74.196393) (xy 53.735058 74.36861)
(xy 53.630037 74.565091) (xy 53.565365 74.778285) (xy 53.543528 75) (xy 53.565365 75.221715) (xy 53.630037 75.434909)
(xy 53.735058 75.63139) (xy 53.876393 75.803607) (xy 54.04861 75.944942) (xy 54.245091 76.049963) (xy 54.458285 76.114635)
(xy 54.624442 76.131) (xy 54.735558 76.131) (xy 54.901715 76.114635) (xy 55.114909 76.049963) (xy 55.31139 75.944942)
(xy 55.483607 75.803607) (xy 55.5628 75.70711) (xy 55.5628 76.152043) (xy 55.186526 76.528317) (xy 55.114909 76.490037)
(xy 54.901715 76.425365) (xy 54.735558 76.409) (xy 54.624442 76.409) (xy 54.458285 76.425365) (xy 54.245091 76.490037)
(xy 54.04861 76.595058) (xy 53.876393 76.736393) (xy 53.735058 76.90861) (xy 53.630037 77.105091) (xy 53.565365 77.318285)
(xy 53.543528 77.54) (xy 53.565365 77.761715) (xy 53.630037 77.974909) (xy 53.735058 78.17139) (xy 53.876393 78.343607)
(xy 54.04861 78.484942) (xy 54.245091 78.589963) (xy 54.458285 78.654635) (xy 54.624442 78.671) (xy 54.735558 78.671)
(xy 54.901715 78.654635) (xy 55.114909 78.589963) (xy 55.31139 78.484942) (xy 55.483607 78.343607) (xy 55.624942 78.17139)
(xy 55.729963 77.974909) (xy 55.794635 77.761715) (xy 55.816472 77.54) (xy 56.083528 77.54) (xy 56.105365 77.761715)
(xy 56.170037 77.974909) (xy 56.275058 78.17139) (xy 56.416393 78.343607) (xy 56.58861 78.484942) (xy 56.785091 78.589963)
(xy 56.998285 78.654635) (xy 57.164442 78.671) (xy 57.275558 78.671) (xy 57.441715 78.654635) (xy 57.654909 78.589963)
(xy 57.85139 78.484942) (xy 58.023607 78.343607) (xy 58.164942 78.17139) (xy 58.269963 77.974909) (xy 58.334635 77.761715)
(xy 58.356472 77.54) (xy 58.334635 77.318285) (xy 58.269963 77.105091) (xy 58.164942 76.90861) (xy 58.023607 76.736393)
(xy 57.85139 76.595058) (xy 57.654909 76.490037) (xy 57.441715 76.425365) (xy 57.275558 76.409) (xy 57.164442 76.409)
(xy 56.998285 76.425365) (xy 56.785091 76.490037) (xy 56.58861 76.595058) (xy 56.416393 76.736393) (xy 56.275058 76.90861)
(xy 56.170037 77.105091) (xy 56.105365 77.318285) (xy 56.083528 77.54) (xy 55.816472 77.54) (xy 55.794635 77.318285)
(xy 55.729963 77.105091) (xy 55.691683 77.033474) (xy 56.160179 76.564978) (xy 56.173799 76.5538) (xy 56.184978 76.540179)
(xy 56.184984 76.540173) (xy 56.206628 76.5138) (xy 56.218438 76.49941) (xy 56.251606 76.437356) (xy 56.272031 76.370023)
(xy 56.2772 76.317544) (xy 56.2772 76.317536) (xy 56.278927 76.3) (xy 56.2772 76.282464) (xy 56.2772 75.634)
(xy 56.416393 75.803607) (xy 56.58861 75.944942) (xy 56.785091 76.049963) (xy 56.998285 76.114635) (xy 57.164442 76.131)
(xy 57.275558 76.131) (xy 57.441715 76.114635) (xy 57.654909 76.049963) (xy 57.85139 75.944942) (xy 58.023607 75.803607)
(xy 58.164942 75.63139) (xy 58.269963 75.434909) (xy 58.334635 75.221715) (xy 58.356472 75) (xy 58.334635 74.778285)
(xy 58.269963 74.565091) (xy 58.231683 74.493474) (xy 60.567957 72.1572) (xy 64.988315 72.1572) (xy 65.015385 72.197713)
(xy 65.102287 72.284615) (xy 65.204472 72.352893) (xy 65.318015 72.399924) (xy 65.438551 72.4239) (xy 65.561449 72.4239)
(xy 65.681985 72.399924) (xy 65.795528 72.352893) (xy 65.897713 72.284615) (xy 65.984615 72.197713) (xy 65.988444 72.191983)
(xy 66.052576 72.256115) (xy 66.093089 72.283185) (xy 66.09309 73.101753) (xy 66.052043 73.1428) (xy 61.717535 73.1428)
(xy 61.699999 73.141073) (xy 61.682463 73.1428) (xy 61.682456 73.1428) (xy 61.636716 73.147305) (xy 61.629976 73.147969)
(xy 61.614305 73.152723) (xy 61.562644 73.168394) (xy 61.50059 73.201562) (xy 61.4462 73.2462) (xy 61.435018 73.259825)
(xy 60.759821 73.935022) (xy 60.7462 73.946201) (xy 60.735022 73.959821) (xy 60.735016 73.959827) (xy 60.727152 73.96941)
(xy 60.701562 74.000591) (xy 60.674234 74.051719) (xy 60.668394 74.062645) (xy 60.648288 74.128928) (xy 60.647969 74.129978)
(xy 60.6428 74.182457) (xy 60.6428 74.182464) (xy 60.641073 74.2) (xy 60.6428 74.217536) (xy 60.6428 74.29289)
(xy 60.563607 74.196393) (xy 60.39139 74.055058) (xy 60.194909 73.950037) (xy 59.981715 73.885365) (xy 59.815558 73.869)
(xy 59.704442 73.869) (xy 59.538285 73.885365) (xy 59.325091 73.950037) (xy 59.12861 74.055058) (xy 58.956393 74.196393)
(xy 58.815058 74.36861) (xy 58.710037 74.565091) (xy 58.645365 74.778285) (xy 58.623528 75) (xy 58.645365 75.221715)
(xy 58.710037 75.434909) (xy 58.815058 75.63139) (xy 58.956393 75.803607) (xy 59.12861 75.944942) (xy 59.325091 76.049963)
(xy 59.538285 76.114635) (xy 59.704442 76.131) (xy 59.815558 76.131) (xy 59.981715 76.114635) (xy 60.194909 76.049963)
(xy 60.39139 75.944942) (xy 60.563607 75.803607) (xy 60.654788 75.692503) (xy 60.668394 75.737355) (xy 60.668395 75.737356)
(xy 60.701563 75.79941) (xy 60.714575 75.815265) (xy 60.735016 75.840173) (xy 60.735023 75.84018) (xy 60.746201 75.8538)
(xy 60.759821 75.864978) (xy 61.435016 76.540173) (xy 61.4462 76.5538) (xy 61.50059 76.598438) (xy 61.562644 76.631606)
(xy 61.607497 76.645212) (xy 61.496393 76.736393) (xy 61.355058 76.90861) (xy 61.250037 77.105091) (xy 61.185365 77.318285)
(xy 61.163528 77.54) (xy 61.185365 77.761715) (xy 61.250037 77.974909) (xy 61.355058 78.17139) (xy 61.496393 78.343607)
(xy 61.66861 78.484942) (xy 61.865091 78.589963) (xy 62.078285 78.654635) (xy 62.244442 78.671) (xy 62.355558 78.671)
(xy 62.521715 78.654635) (xy 62.734909 78.589963) (xy 62.93139 78.484942) (xy 63.103607 78.343607) (xy 63.244942 78.17139)
(xy 63.349963 77.974909) (xy 63.414635 77.761715) (xy 63.436472 77.54) (xy 63.414635 77.318285) (xy 63.349963 77.105091)
(xy 63.244942 76.90861) (xy 63.103607 76.736393) (xy 63.00711 76.6572) (xy 63.452043 76.6572) (xy 63.828317 77.033474)
(xy 63.790037 77.105091) (xy 63.725365 77.318285) (xy 63.703528 77.54) (xy 63.725365 77.761715) (xy 63.790037 77.974909)
(xy 63.895058 78.17139) (xy 64.036393 78.343607) (xy 64.20861 78.484942) (xy 64.405091 78.589963) (xy 64.618285 78.654635)
(xy 64.784442 78.671) (xy 64.895558 78.671) (xy 65.061715 78.654635) (xy 65.274909 78.589963) (xy 65.47139 78.484942)
(xy 65.643607 78.343607) (xy 65.784942 78.17139) (xy 65.889963 77.974909) (xy 65.954635 77.761715) (xy 65.976472 77.54)
(xy 65.954635 77.318285) (xy 65.889963 77.105091) (xy 65.784942 76.90861) (xy 65.643607 76.736393) (xy 65.47139 76.595058)
(xy 65.274909 76.490037) (xy 65.061715 76.425365) (xy 64.895558 76.409) (xy 64.784442 76.409) (xy 64.618285 76.425365)
(xy 64.405091 76.490037) (xy 64.333474 76.528317) (xy 63.864982 76.059825) (xy 63.8538 76.0462) (xy 63.79941 76.001562)
(xy 63.737356 75.968394) (xy 63.670023 75.947969) (xy 63.617544 75.9428) (xy 63.617536 75.9428) (xy 63.6 75.941073)
(xy 63.582464 75.9428) (xy 62.934 75.9428) (xy 63.103607 75.803607) (xy 63.244942 75.63139) (xy 63.349963 75.434909)
(xy 63.414635 75.221715) (xy 63.436472 75) (xy 63.414635 74.778285) (xy 63.349963 74.565091) (xy 63.244942 74.36861)
(xy 63.103607 74.196393) (xy 63.061711 74.16201) (xy 66.618289 74.16201) (xy 66.576393 74.196393) (xy 66.435058 74.36861)
(xy 66.330037 74.565091) (xy 66.265365 74.778285) (xy 66.243528 75) (xy 66.265365 75.221715) (xy 66.330037 75.434909)
(xy 66.435058 75.63139) (xy 66.576393 75.803607) (xy 66.74861 75.944942) (xy 66.945091 76.049963) (xy 67.158285 76.114635)
(xy 67.324442 76.131) (xy 67.435558 76.131) (xy 67.601715 76.114635) (xy 67.814909 76.049963) (xy 68.01139 75.944942)
(xy 68.183607 75.803607) (xy 68.324942 75.63139) (xy 68.429963 75.434909) (xy 68.494635 75.221715) (xy 68.516472 75)
(xy 68.494635 74.778285) (xy 68.429963 74.565091) (xy 68.391683 74.493474) (xy 68.470178 74.414979) (xy 68.483798 74.403801)
(xy 68.494977 74.39018) (xy 68.494982 74.390175) (xy 68.51268 74.36861) (xy 68.528437 74.349411) (xy 68.561605 74.287357)
(xy 68.58203 74.220024) (xy 68.587199 74.167545) (xy 68.587199 74.167538) (xy 68.588926 74.150002) (xy 68.587199 74.132466)
(xy 68.587199 73.917958) (xy 70.140179 72.364978) (xy 70.1428 72.362827) (xy 70.1428 73.069962) (xy 69.679821 73.532941)
(xy 69.666201 73.544119) (xy 69.655023 73.557739) (xy 69.655016 73.557746) (xy 69.634575 73.582654) (xy 69.621563 73.598509)
(xy 69.611573 73.6172) (xy 69.588394 73.660564) (xy 69.567969 73.727896) (xy 69.561073 73.797919) (xy 69.562801 73.815465)
(xy 69.562801 73.926464) (xy 69.485091 73.950037) (xy 69.28861 74.055058) (xy 69.116393 74.196393) (xy 68.975058 74.36861)
(xy 68.870037 74.565091) (xy 68.805365 74.778285) (xy 68.783528 75) (xy 68.805365 75.221715) (xy 68.870037 75.434909)
(xy 68.975058 75.63139) (xy 69.116393 75.803607) (xy 69.286 75.9428) (xy 68.637536 75.9428) (xy 68.62 75.941073)
(xy 68.602464 75.9428) (xy 68.602456 75.9428) (xy 68.556124 75.947364) (xy 68.549976 75.947969) (xy 68.482644 75.968394)
(xy 68.42059 76.001562) (xy 68.3662 76.0462) (xy 68.355018 76.059825) (xy 67.886526 76.528317) (xy 67.814909 76.490037)
(xy 67.601715 76.425365) (xy 67.435558 76.409) (xy 67.324442 76.409) (xy 67.158285 76.425365) (xy 66.945091 76.490037)
(xy 66.74861 76.595058) (xy 66.576393 76.736393) (xy 66.435058 76.90861) (xy 66.330037 77.105091) (xy 66.265365 77.318285)
(xy 66.243528 77.54) (xy 66.265365 77.761715) (xy 66.330037 77.974909) (xy 66.435058 78.17139) (xy 66.576393 78.343607)
(xy 66.74861 78.484942) (xy 66.945091 78.589963) (xy 67.158285 78.654635) (xy 67.324442 78.671) (xy 67.435558 78.671)
(xy 67.601715 78.654635) (xy 67.814909 78.589963) (xy 68.01139 78.484942) (xy 68.183607 78.343607) (xy 68.324942 78.17139)
(xy 68.429963 77.974909) (xy 68.494635 77.761715) (xy 68.516472 77.54) (xy 71.323528 77.54) (xy 71.345365 77.761715)
(xy 71.410037 77.974909) (xy 71.515058 78.17139) (xy 71.656393 78.343607) (xy 71.82861 78.484942) (xy 72.025091 78.589963)
(xy 72.238285 78.654635) (xy 72.404442 78.671) (xy 72.515558 78.671) (xy 72.681715 78.654635) (xy 72.894909 78.589963)
(xy 73.09139 78.484942) (xy 73.263607 78.343607) (xy 73.404942 78.17139) (xy 73.509963 77.974909) (xy 73.574635 77.761715)
(xy 73.596472 77.54) (xy 73.863528 77.54) (xy 73.885365 77.761715) (xy 73.950037 77.974909) (xy 74.055058 78.17139)
(xy 74.196393 78.343607) (xy 74.36861 78.484942) (xy 74.565091 78.589963) (xy 74.778285 78.654635) (xy 74.944442 78.671)
(xy 75.055558 78.671) (xy 75.221715 78.654635) (xy 75.434909 78.589963) (xy 75.63139 78.484942) (xy 75.803607 78.343607)
(xy 75.944942 78.17139) (xy 76.049963 77.974909) (xy 76.114635 77.761715) (xy 76.136472 77.54) (xy 76.114635 77.318285)
(xy 76.049963 77.105091) (xy 75.944942 76.90861) (xy 75.896842 76.85) (xy 94.427641 76.85) (xy 94.427641 78.55)
(xy 94.433066 78.605086) (xy 94.449134 78.658054) (xy 94.475227 78.70687) (xy 94.510342 78.749658) (xy 94.55313 78.784773)
(xy 94.601946 78.810866) (xy 94.654914 78.826934) (xy 94.71 78.832359) (xy 96.41 78.832359) (xy 96.465086 78.826934)
(xy 96.518054 78.810866) (xy 96.56687 78.784773) (xy 96.609658 78.749658) (xy 96.644773 78.70687) (xy 96.670866 78.658054)
(xy 96.686934 78.605086) (xy 96.692359 78.55) (xy 96.692359 77.7) (xy 96.963528 77.7) (xy 96.985365 77.921715)
(xy 97.050037 78.134909) (xy 97.155058 78.33139) (xy 97.296393 78.503607) (xy 97.46861 78.644942) (xy 97.665091 78.749963)
(xy 97.878285 78.814635) (xy 98.044442 78.831) (xy 98.155558 78.831) (xy 98.321715 78.814635) (xy 98.534909 78.749963)
(xy 98.73139 78.644942) (xy 98.903607 78.503607) (xy 99.044942 78.33139) (xy 99.149963 78.134909) (xy 99.214635 77.921715)
(xy 99.236472 77.7) (xy 99.503528 77.7) (xy 99.525365 77.921715) (xy 99.590037 78.134909) (xy 99.695058 78.33139)
(xy 99.836393 78.503607) (xy 100.00861 78.644942) (xy 100.205091 78.749963) (xy 100.418285 78.814635) (xy 100.584442 78.831)
(xy 100.695558 78.831) (xy 100.861715 78.814635) (xy 101.074909 78.749963) (xy 101.27139 78.644942) (xy 101.443607 78.503607)
(xy 101.584942 78.33139) (xy 101.689963 78.134909) (xy 101.754635 77.921715) (xy 101.776472 77.7) (xy 102.043528 77.7)
(xy 102.065365 77.921715) (xy 102.130037 78.134909) (xy 102.235058 78.33139) (xy 102.376393 78.503607) (xy 102.54861 78.644942)
(xy 102.745091 78.749963) (xy 102.958285 78.814635) (xy 103.124442 78.831) (xy 103.235558 78.831) (xy 103.401715 78.814635)
(xy 103.614909 78.749963) (xy 103.81139 78.644942) (xy 103.983607 78.503607) (xy 104.124942 78.33139) (xy 104.229963 78.134909)
(xy 104.294635 77.921715) (xy 104.316472 77.7) (xy 104.294635 77.478285) (xy 104.229963 77.265091) (xy 104.124942 77.06861)
(xy 103.983607 76.896393) (xy 103.81139 76.755058) (xy 103.614909 76.650037) (xy 103.401715 76.585365) (xy 103.235558 76.569)
(xy 103.124442 76.569) (xy 102.958285 76.585365) (xy 102.745091 76.650037) (xy 102.54861 76.755058) (xy 102.376393 76.896393)
(xy 102.235058 77.06861) (xy 102.130037 77.265091) (xy 102.065365 77.478285) (xy 102.043528 77.7) (xy 101.776472 77.7)
(xy 101.754635 77.478285) (xy 101.689963 77.265091) (xy 101.584942 77.06861) (xy 101.443607 76.896393) (xy 101.27139 76.755058)
(xy 101.074909 76.650037) (xy 100.861715 76.585365) (xy 100.695558 76.569) (xy 100.584442 76.569) (xy 100.418285 76.585365)
(xy 100.205091 76.650037) (xy 100.00861 76.755058) (xy 99.836393 76.896393) (xy 99.695058 77.06861) (xy 99.590037 77.265091)
(xy 99.525365 77.478285) (xy 99.503528 77.7) (xy 99.236472 77.7) (xy 99.214635 77.478285) (xy 99.149963 77.265091)
(xy 99.044942 77.06861) (xy 98.903607 76.896393) (xy 98.73139 76.755058) (xy 98.534909 76.650037) (xy 98.321715 76.585365)
(xy 98.155558 76.569) (xy 98.044442 76.569) (xy 97.878285 76.585365) (xy 97.665091 76.650037) (xy 97.46861 76.755058)
(xy 97.296393 76.896393) (xy 97.155058 77.06861) (xy 97.050037 77.265091) (xy 96.985365 77.478285) (xy 96.963528 77.7)
(xy 96.692359 77.7) (xy 96.692359 76.85) (xy 96.686934 76.794914) (xy 96.670866 76.741946) (xy 96.644773 76.69313)
(xy 96.609658 76.650342) (xy 96.56687 76.615227) (xy 96.518054 76.589134) (xy 96.465086 76.573066) (xy 96.41 76.567641)
(xy 94.71 76.567641) (xy 94.654914 76.573066) (xy 94.601946 76.589134) (xy 94.55313 76.615227) (xy 94.510342 76.650342)
(xy 94.475227 76.69313) (xy 94.449134 76.741946) (xy 94.433066 76.794914) (xy 94.427641 76.85) (xy 75.896842 76.85)
(xy 75.803607 76.736393) (xy 75.63139 76.595058) (xy 75.434909 76.490037) (xy 75.221715 76.425365) (xy 75.055558 76.409)
(xy 74.944442 76.409) (xy 74.778285 76.425365) (xy 74.565091 76.490037) (xy 74.36861 76.595058) (xy 74.196393 76.736393)
(xy 74.055058 76.90861) (xy 73.950037 77.105091) (xy 73.885365 77.318285) (xy 73.863528 77.54) (xy 73.596472 77.54)
(xy 73.574635 77.318285) (xy 73.509963 77.105091) (xy 73.404942 76.90861) (xy 73.263607 76.736393) (xy 73.09139 76.595058)
(xy 72.894909 76.490037) (xy 72.681715 76.425365) (xy 72.515558 76.409) (xy 72.404442 76.409) (xy 72.238285 76.425365)
(xy 72.025091 76.490037) (xy 71.82861 76.595058) (xy 71.656393 76.736393) (xy 71.515058 76.90861) (xy 71.410037 77.105091)
(xy 71.345365 77.318285) (xy 71.323528 77.54) (xy 68.516472 77.54) (xy 68.494635 77.318285) (xy 68.429963 77.105091)
(xy 68.391683 77.033474) (xy 68.767957 76.6572) (xy 70.198794 76.6572) (xy 70.21633 76.658927) (xy 70.233866 76.6572)
(xy 70.233874 76.6572) (xy 70.286353 76.652031) (xy 70.353686 76.631606) (xy 70.41574 76.598438) (xy 70.47013 76.5538)
(xy 70.481314 76.540173) (xy 71.471531 75.549956) (xy 71.515058 75.63139) (xy 71.656393 75.803607) (xy 71.82861 75.944942)
(xy 72.025091 76.049963) (xy 72.238285 76.114635) (xy 72.404442 76.131) (xy 72.515558 76.131) (xy 72.681715 76.114635)
(xy 72.894909 76.049963) (xy 73.09139 75.944942) (xy 73.263607 75.803607) (xy 73.404942 75.63139) (xy 73.509963 75.434909)
(xy 73.574635 75.221715) (xy 73.596472 75) (xy 73.574635 74.778285) (xy 73.509963 74.565091) (xy 73.404942 74.36861)
(xy 73.263607 74.196393) (xy 73.207078 74.15) (xy 73.867641 74.15) (xy 73.867641 75.85) (xy 73.873066 75.905086)
(xy 73.889134 75.958054) (xy 73.915227 76.00687) (xy 73.950342 76.049658) (xy 73.99313 76.084773) (xy 74.041946 76.110866)
(xy 74.094914 76.126934) (xy 74.15 76.132359) (xy 75.85 76.132359) (xy 75.905086 76.126934) (xy 75.958054 76.110866)
(xy 76.00687 76.084773) (xy 76.049658 76.049658) (xy 76.084773 76.00687) (xy 76.110866 75.958054) (xy 76.126934 75.905086)
(xy 76.132359 75.85) (xy 76.132359 74.15) (xy 76.126934 74.094914) (xy 76.110866 74.041946) (xy 76.084773 73.99313)
(xy 76.049658 73.950342) (xy 76.00687 73.915227) (xy 75.958054 73.889134) (xy 75.905086 73.873066) (xy 75.85 73.867641)
(xy 74.15 73.867641) (xy 74.094914 73.873066) (xy 74.041946 73.889134) (xy 73.99313 73.915227) (xy 73.950342 73.950342)
(xy 73.915227 73.99313) (xy 73.889134 74.041946) (xy 73.873066 74.094914) (xy 73.867641 74.15) (xy 73.207078 74.15)
(xy 73.09139 74.055058) (xy 72.894909 73.950037) (xy 72.681715 73.885365) (xy 72.515558 73.869) (xy 72.404442 73.869)
(xy 72.238285 73.885365) (xy 72.025091 73.950037) (xy 71.96201 73.983754) (xy 71.96201 70.6239) (xy 72.061449 70.6239)
(xy 72.181985 70.599924) (xy 72.295528 70.552893) (xy 72.397713 70.484615) (xy 72.484615 70.397713) (xy 72.552893 70.295528)
(xy 72.599924 70.181985) (xy 72.6239 70.061449) (xy 72.6239 69.938551) (xy 72.599924 69.818015) (xy 72.552893 69.704472)
(xy 72.484615 69.602287) (xy 72.397713 69.515385) (xy 72.295528 69.447107) (xy 72.181985 69.400076) (xy 72.061449 69.3761)
(xy 71.938551 69.3761) (xy 71.864285 69.390872) (xy 71.890763 69.364394) (xy 71.938551 69.3739) (xy 72.061449 69.3739)
(xy 72.181985 69.349924) (xy 72.295528 69.302893) (xy 72.397713 69.234615) (xy 72.484615 69.147713) (xy 72.552893 69.045528)
(xy 72.599924 68.931985) (xy 72.6239 68.811449) (xy 72.6239 68.688551) (xy 72.599924 68.568015) (xy 72.552893 68.454472)
(xy 72.484615 68.352287) (xy 72.397713 68.265385) (xy 72.295528 68.197107) (xy 72.181985 68.150076) (xy 72.061449 68.1261)
(xy 71.938551 68.1261) (xy 71.818015 68.150076) (xy 71.704472 68.197107) (xy 71.602287 68.265385) (xy 71.515385 68.352287)
(xy 71.447107 68.454472) (xy 71.400076 68.568015) (xy 71.3761 68.688551) (xy 71.3761 68.811449) (xy 71.385606 68.859237)
(xy 71.059821 69.185022) (xy 71.0462 69.196201) (xy 71.035022 69.209821) (xy 71.035016 69.209827) (xy 71.028297 69.218015)
(xy 71.001562 69.250591) (xy 70.968395 69.312644) (xy 70.968394 69.312645) (xy 70.948565 69.378014) (xy 70.947969 69.379978)
(xy 70.9428 69.432457) (xy 70.9428 69.432464) (xy 70.941073 69.45) (xy 70.9428 69.467536) (xy 70.942801 74.514274)
(xy 70.864942 74.36861) (xy 70.723607 74.196393) (xy 70.55139 74.055058) (xy 70.354909 73.950037) (xy 70.292094 73.930982)
(xy 70.740179 73.482897) (xy 70.753799 73.471719) (xy 70.764978 73.458098) (xy 70.764984 73.458092) (xy 70.782028 73.437323)
(xy 70.798438 73.417329) (xy 70.831606 73.355275) (xy 70.835438 73.342644) (xy 70.852031 73.287943) (xy 70.853956 73.268394)
(xy 70.8572 73.235463) (xy 70.8572 73.235455) (xy 70.858927 73.217919) (xy 70.8572 73.200383) (xy 70.8572 64.911685)
(xy 70.897713 64.884615) (xy 70.984615 64.797713) (xy 71.052893 64.695528) (xy 71.099924 64.581985) (xy 71.116231 64.5)
(xy 74.519 64.5) (xy 74.519 66.7) (xy 74.54039 66.807534) (xy 74.601303 66.898697) (xy 74.692466 66.95961)
(xy 74.8 66.981) (xy 77.6 66.981) (xy 77.707534 66.95961) (xy 77.798697 66.898697) (xy 79.358843 65.338551)
(xy 82.6761 65.338551) (xy 82.6761 65.461449) (xy 82.700076 65.581985) (xy 82.747107 65.695528) (xy 82.815385 65.797713)
(xy 82.902287 65.884615) (xy 82.9428 65.911685) (xy 82.942801 66.975652) (xy 82.941073 66.993198) (xy 82.947969 67.063221)
(xy 82.968394 67.130553) (xy 82.968395 67.130554) (xy 83.001563 67.192608) (xy 83.005753 67.197713) (xy 83.035016 67.233371)
(xy 83.035023 67.233378) (xy 83.046201 67.246998) (xy 83.059821 67.258176) (xy 86.056248 70.254603) (xy 86.067432 70.26823)
(xy 86.121822 70.312868) (xy 86.178007 70.342899) (xy 86.183876 70.346036) (xy 86.251208 70.366461) (xy 86.257948 70.367125)
(xy 86.303688 70.37163) (xy 86.303695 70.37163) (xy 86.321231 70.373357) (xy 86.338767 70.37163) (xy 93.051406 70.37163)
(xy 93.148724 70.468948) (xy 93.115385 70.502287) (xy 93.047107 70.604472) (xy 93.000076 70.718015) (xy 92.9761 70.838551)
(xy 92.9761 70.961449) (xy 93.000076 71.081985) (xy 93.047107 71.195528) (xy 93.115385 71.297713) (xy 93.202287 71.384615)
(xy 93.304472 71.452893) (xy 93.418015 71.499924) (xy 93.538551 71.5239) (xy 93.661449 71.5239) (xy 93.781985 71.499924)
(xy 93.895528 71.452893) (xy 93.997713 71.384615) (xy 94.029444 71.352884) (xy 94.047107 71.395528) (xy 94.115385 71.497713)
(xy 94.202287 71.584615) (xy 94.304472 71.652893) (xy 94.418015 71.699924) (xy 94.538551 71.7239) (xy 94.661449 71.7239)
(xy 94.781985 71.699924) (xy 94.895528 71.652893) (xy 94.997713 71.584615) (xy 95.084615 71.497713) (xy 95.09894 71.476274)
(xy 95.100076 71.481985) (xy 95.147107 71.595528) (xy 95.215385 71.697713) (xy 95.302287 71.784615) (xy 95.404472 71.852893)
(xy 95.518015 71.899924) (xy 95.638551 71.9239) (xy 95.761449 71.9239) (xy 95.881985 71.899924) (xy 95.995528 71.852893)
(xy 96.097713 71.784615) (xy 96.184615 71.697713) (xy 96.252893 71.595528) (xy 96.299924 71.481985) (xy 96.3239 71.361449)
(xy 96.3239 71.238551) (xy 96.299924 71.118015) (xy 96.252893 71.004472) (xy 96.184615 70.902287) (xy 96.097713 70.815385)
(xy 95.995528 70.747107) (xy 95.881985 70.700076) (xy 95.761449 70.6761) (xy 95.638551 70.6761) (xy 95.590763 70.685606)
(xy 94.362357 69.4572) (xy 94.952043 69.4572) (xy 96.385606 70.890763) (xy 96.3761 70.938551) (xy 96.3761 71.061449)
(xy 96.400076 71.181985) (xy 96.447107 71.295528) (xy 96.515385 71.397713) (xy 96.602287 71.484615) (xy 96.704472 71.552893)
(xy 96.818015 71.599924) (xy 96.938551 71.6239) (xy 97.061449 71.6239) (xy 97.181985 71.599924) (xy 97.295528 71.552893)
(xy 97.397713 71.484615) (xy 97.484615 71.397713) (xy 97.552893 71.295528) (xy 97.599924 71.181985) (xy 97.6239 71.061449)
(xy 97.6239 70.938551) (xy 97.599924 70.818015) (xy 97.552893 70.704472) (xy 97.484615 70.602287) (xy 97.397713 70.515385)
(xy 97.295528 70.447107) (xy 97.181985 70.400076) (xy 97.061449 70.3761) (xy 96.938551 70.3761) (xy 96.890763 70.385606)
(xy 95.364982 68.859825) (xy 95.3538 68.8462) (xy 95.29941 68.801562) (xy 95.237356 68.768394) (xy 95.170023 68.747969)
(xy 95.117544 68.7428) (xy 95.117536 68.7428) (xy 95.1 68.741073) (xy 95.082464 68.7428) (xy 86.847957 68.7428)
(xy 85.8572 67.752043) (xy 85.8572 64.711685) (xy 85.897713 64.684615) (xy 85.984615 64.597713) (xy 86.052893 64.495528)
(xy 86.076493 64.438551) (xy 97.1761 64.438551) (xy 97.1761 64.561449) (xy 97.200076 64.681985) (xy 97.247107 64.795528)
(xy 97.315385 64.897713) (xy 97.402287 64.984615) (xy 97.504472 65.052893) (xy 97.618015 65.099924) (xy 97.738551 65.1239)
(xy 97.861449 65.1239) (xy 97.909237 65.114394) (xy 107.902801 75.107958) (xy 107.9028 76.626464) (xy 107.825091 76.650037)
(xy 107.62861 76.755058) (xy 107.456393 76.896393) (xy 107.315058 77.06861) (xy 107.210037 77.265091) (xy 107.145365 77.478285)
(xy 107.123528 77.7) (xy 107.145365 77.921715) (xy 107.210037 78.134909) (xy 107.315058 78.33139) (xy 107.456393 78.503607)
(xy 107.62861 78.644942) (xy 107.825091 78.749963) (xy 108.038285 78.814635) (xy 108.204442 78.831) (xy 108.315558 78.831)
(xy 108.481715 78.814635) (xy 108.694909 78.749963) (xy 108.89139 78.644942) (xy 109.063607 78.503607) (xy 109.204942 78.33139)
(xy 109.309963 78.134909) (xy 109.374635 77.921715) (xy 109.396472 77.7) (xy 109.374635 77.478285) (xy 109.309963 77.265091)
(xy 109.204942 77.06861) (xy 109.063607 76.896393) (xy 108.89139 76.755058) (xy 108.694909 76.650037) (xy 108.6172 76.626464)
(xy 108.6172 74.977536) (xy 108.618927 74.96) (xy 108.6172 74.942464) (xy 108.6172 74.942456) (xy 108.612031 74.889977)
(xy 108.591606 74.822644) (xy 108.558438 74.76059) (xy 108.5138 74.7062) (xy 108.500175 74.695018) (xy 98.414394 64.609237)
(xy 98.4239 64.561449) (xy 98.4239 64.438551) (xy 98.399924 64.318015) (xy 98.352893 64.204472) (xy 98.284615 64.102287)
(xy 98.197713 64.015385) (xy 98.095528 63.947107) (xy 97.981985 63.900076) (xy 97.861449 63.8761) (xy 97.738551 63.8761)
(xy 97.618015 63.900076) (xy 97.504472 63.947107) (xy 97.402287 64.015385) (xy 97.315385 64.102287) (xy 97.247107 64.204472)
(xy 97.200076 64.318015) (xy 97.1761 64.438551) (xy 86.076493 64.438551) (xy 86.099924 64.381985) (xy 86.1239 64.261449)
(xy 86.1239 64.138551) (xy 86.099924 64.018015) (xy 86.052893 63.904472) (xy 85.984615 63.802287) (xy 85.897713 63.715385)
(xy 85.795528 63.647107) (xy 85.681985 63.600076) (xy 85.561449 63.5761) (xy 85.438551 63.5761) (xy 85.318015 63.600076)
(xy 85.204472 63.647107) (xy 85.102287 63.715385) (xy 85.015385 63.802287) (xy 84.947107 63.904472) (xy 84.900076 64.018015)
(xy 84.8761 64.138551) (xy 84.8761 64.179014) (xy 84.861449 64.1761) (xy 84.738551 64.1761) (xy 84.618015 64.200076)
(xy 84.504472 64.247107) (xy 84.402287 64.315385) (xy 84.315385 64.402287) (xy 84.247107 64.504472) (xy 84.200076 64.618015)
(xy 84.1761 64.738551) (xy 84.1761 64.7761) (xy 84.138551 64.7761) (xy 84.018015 64.800076) (xy 83.904472 64.847107)
(xy 83.802287 64.915385) (xy 83.75 64.967672) (xy 83.697713 64.915385) (xy 83.595528 64.847107) (xy 83.481985 64.800076)
(xy 83.361449 64.7761) (xy 83.238551 64.7761) (xy 83.118015 64.800076) (xy 83.004472 64.847107) (xy 82.902287 64.915385)
(xy 82.815385 65.002287) (xy 82.747107 65.104472) (xy 82.700076 65.218015) (xy 82.6761 65.338551) (xy 79.358843 65.338551)
(xy 84.798697 59.898697) (xy 84.85961 59.807534) (xy 84.881 59.7) (xy 84.881 57.4) (xy 84.85961 57.292466)
(xy 84.798697 57.201303) (xy 84.707534 57.14039) (xy 84.6 57.119) (xy 82.186157 57.119) (xy 82.46202 56.843137)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(xy 82.47564 56.831959) (xy 82.486819 56.818338) (xy 82.486824 56.818333) (xy 82.504107 56.797274) (xy 82.520279 56.777569)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(xy 82.553447 56.715515) (xy 82.567247 56.670022) (xy 82.573872 56.648183) (xy 82.575372 56.632955) (xy 82.579041 56.595703)
(xy 82.579041 56.595696) (xy 82.580768 56.57816) (xy 82.579041 56.560624) (xy 82.579041 56.026116) (xy 85.547957 53.0572)
(xy 91.482464 53.0572) (xy 91.5 53.058927) (xy 91.517536 53.0572) (xy 91.517544 53.0572) (xy 91.570023 53.052031)
(xy 91.637356 53.031606) (xy 91.69941 52.998438) (xy 91.7538 52.9538) (xy 91.764984 52.940173) (xy 92.490763 52.214394)
(xy 92.538551 52.2239) (xy 92.661449 52.2239) (xy 92.781985 52.199924) (xy 92.895528 52.152893) (xy 92.997713 52.084615)
(xy 93.084615 51.997713) (xy 93.152893 51.895528) (xy 93.199924 51.781985) (xy 93.2239 51.661449) (xy 93.2239 51.538551)
(xy 93.199924 51.418015) (xy 93.152893 51.304472) (xy 93.084615 51.202287) (xy 92.997713 51.115385) (xy 92.895528 51.047107)
(xy 92.781985 51.000076) (xy 92.661449 50.9761) (xy 92.538551 50.9761) (xy 92.493003 50.98516) (xy 92.552893 50.895528)
(xy 92.599924 50.781985) (xy 92.6239 50.661449) (xy 92.6239 50.538551) (xy 92.599924 50.418015) (xy 92.552893 50.304472)
(xy 92.484615 50.202287) (xy 92.397713 50.115385) (xy 92.295528 50.047107) (xy 92.181985 50.000076) (xy 92.061449 49.9761)
(xy 91.938551 49.9761) (xy 91.818015 50.000076) (xy 91.704472 50.047107) (xy 91.602287 50.115385) (xy 91.515385 50.202287)
(xy 91.488315 50.2428) (xy 90.417535 50.2428) (xy 90.399999 50.241073) (xy 90.382463 50.2428) (xy 90.382456 50.2428)
(xy 90.338729 50.247107) (xy 90.329976 50.247969) (xy 90.262644 50.268394) (xy 90.20059 50.301562) (xy 90.1462 50.3462)
(xy 90.135018 50.359825) (xy 89.445753 51.04909) (xy 85.011246 51.04909) (xy 84.99371 51.047363) (xy 84.976174 51.04909)
(xy 84.976166 51.04909) (xy 84.929834 51.053654) (xy 84.923686 51.054259) (xy 84.856354 51.074684) (xy 84.7943 51.107852)
(xy 84.73991 51.15249) (xy 84.728728 51.166115) (xy 82.289608 53.605235) (xy 82.289603 53.605242) (xy 82.236396 53.658449)
(xy 82.110192 53.532245) (xy 82.108761 53.530166) (xy 82.085396 53.507448) (xy 82.074702 53.496754) (xy 82.072749 53.495151)
(xy 82.070953 53.493405) (xy 82.059206 53.484037) (xy 82.033938 53.463301) (xy 82.03171 53.46211) (xy 82.014508 53.448392)
(xy 81.997837 53.433068) (xy 81.972057 53.417369) (xy 81.946744 53.400965) (xy 81.925713 53.392598) (xy 81.887748 53.374314)
(xy 81.868078 53.36308) (xy 81.839449 53.353511) (xy 81.811136 53.343156) (xy 81.788759 53.339676) (xy 81.747674 53.330299)
(xy 81.726014 53.323728) (xy 81.695986 53.32077) (xy 81.666048 53.316971) (xy 81.643467 53.318557) (xy 81.601328 53.318557)
(xy 81.578735 53.31697) (xy 81.548806 53.320768) (xy 81.518791 53.323724) (xy 81.497117 53.330298) (xy 81.456037 53.339676)
(xy 81.433667 53.343154) (xy 81.405313 53.353523) (xy 81.376706 53.363086) (xy 81.357055 53.37431) (xy 81.319078 53.392598)
(xy 81.29805 53.400964) (xy 81.272747 53.417361) (xy 81.246964 53.433062) (xy 81.230293 53.448386) (xy 81.197351 53.474655)
(xy 81.178699 53.4875) (xy 81.157663 53.509134) (xy 81.136033 53.530165) (xy 81.12319 53.548815) (xy 81.096917 53.581758)
(xy 81.081592 53.598431) (xy 81.065907 53.624189) (xy 81.049494 53.649514) (xy 81.041121 53.670557) (xy 81.022838 53.708522)
(xy 81.011607 53.728187) (xy 81.002045 53.756796) (xy 80.99168 53.785136) (xy 80.988199 53.807518) (xy 80.978825 53.848592)
(xy 80.972254 53.870251) (xy 80.969297 53.900268) (xy 80.965497 53.930214) (xy 80.967083 53.9528) (xy 80.967083 53.994941)
(xy 80.965496 54.017534) (xy 80.969293 54.047447) (xy 80.97225 54.077476) (xy 80.978827 54.09916) (xy 80.988201 54.140226)
(xy 80.991679 54.162593) (xy 81.002048 54.190948) (xy 81.011613 54.219561) (xy 81.022836 54.239211) (xy 81.041121 54.277184)
(xy 81.049495 54.298228) (xy 81.065897 54.323536) (xy 81.081585 54.349299) (xy 81.096912 54.365974) (xy 81.110641 54.383189)
(xy 81.111828 54.38541) (xy 81.132539 54.410647) (xy 81.141939 54.422434) (xy 81.143687 54.424231) (xy 81.145281 54.426174)
(xy 81.155966 54.436859) (xy 81.178702 54.46024) (xy 81.180774 54.461667) (xy 81.261908 54.5428) (xy 80.417535 54.5428)
(xy 80.399999 54.541073) (xy 80.382463 54.5428) (xy 80.382456 54.5428) (xy 80.336716 54.547305) (xy 80.329976 54.547969)
(xy 80.273885 54.564984) (xy 80.262644 54.568394) (xy 80.20059 54.601562) (xy 80.1462 54.6462) (xy 80.135018 54.659825)
(xy 79.559821 55.235022) (xy 79.546201 55.2462) (xy 79.535023 55.25982) (xy 79.535016 55.259827) (xy 79.514674 55.284615)
(xy 79.501563 55.30059) (xy 79.490127 55.321986) (xy 79.468394 55.362645) (xy 79.447969 55.429977) (xy 79.441073 55.5)
(xy 79.442801 55.517546) (xy 79.4428 56.088315) (xy 79.402287 56.115385) (xy 79.315385 56.202287) (xy 79.247107 56.304472)
(xy 79.200076 56.418015) (xy 79.1761 56.538551) (xy 79.1761 56.661449) (xy 79.200076 56.781985) (xy 79.247107 56.895528)
(xy 79.315385 56.997713) (xy 79.402287 57.084615) (xy 79.504472 57.152893) (xy 79.609099 57.196231) (xy 79.600076 57.218015)
(xy 79.5761 57.338551) (xy 79.5761 57.461449) (xy 79.600076 57.581985) (xy 79.647107 57.695528) (xy 79.715385 57.797713)
(xy 79.802287 57.884615) (xy 79.904472 57.952893) (xy 80.018015 57.999924) (xy 80.138551 58.0239) (xy 80.261449 58.0239)
(xy 80.310383 58.014167) (xy 80.343489 58.041337) (xy 80.405543 58.074505) (xy 80.457204 58.090176) (xy 80.472875 58.09493)
(xy 80.478947 58.095528) (xy 80.525355 58.100099) (xy 80.525362 58.100099) (xy 80.542898 58.101826) (xy 80.560434 58.100099)
(xy 80.819 58.100099) (xy 80.819 60.783606) (xy 77.383606 64.219) (xy 74.8 64.219) (xy 74.692466 64.24039)
(xy 74.601303 64.301303) (xy 74.54039 64.392466) (xy 74.519 64.5) (xy 71.116231 64.5) (xy 71.1239 64.461449)
(xy 71.1239 64.338551) (xy 71.099924 64.218015) (xy 71.052893 64.104472) (xy 70.984615 64.002287) (xy 70.897713 63.915385)
(xy 70.795528 63.847107) (xy 70.681985 63.800076) (xy 70.561449 63.7761) (xy 70.438551 63.7761) (xy 70.318015 63.800076)
(xy 70.204472 63.847107) (xy 70.102287 63.915385) (xy 70.015385 64.002287) (xy 69.947107 64.104472) (xy 69.900076 64.218015)
(xy 69.8761 64.338551) (xy 69.8761 64.3761) (xy 69.838551 64.3761) (xy 69.718015 64.400076) (xy 69.604472 64.447107)
(xy 69.502287 64.515385) (xy 69.415385 64.602287) (xy 69.347107 64.704472) (xy 69.300076 64.818015) (xy 69.2761 64.938551)
(xy 69.2761 65.061449) (xy 69.300076 65.181985) (xy 69.347107 65.295528) (xy 69.415385 65.397713) (xy 69.502287 65.484615)
(xy 69.542801 65.511686) (xy 69.542801 65.837644) (xy 68.864982 65.159825) (xy 68.8538 65.1462) (xy 68.79941 65.101562)
(xy 68.737356 65.068394) (xy 68.670023 65.047969) (xy 68.617544 65.0428) (xy 68.617536 65.0428) (xy 68.6 65.041073)
(xy 68.582464 65.0428) (xy 65.947957 65.0428) (xy 65.614394 64.709237) (xy 65.6239 64.661449) (xy 65.6239 64.538551)
(xy 65.599924 64.418015) (xy 65.552893 64.304472) (xy 65.484615 64.202287) (xy 65.397713 64.115385) (xy 65.295528 64.047107)
(xy 65.181985 64.000076) (xy 65.061449 63.9761) (xy 64.938551 63.9761) (xy 64.818015 64.000076) (xy 64.704472 64.047107)
(xy 64.602287 64.115385) (xy 64.515385 64.202287) (xy 64.447107 64.304472) (xy 64.400076 64.418015) (xy 64.3761 64.538551)
(xy 64.3761 64.661449) (xy 64.400076 64.781985) (xy 64.447107 64.895528) (xy 64.515385 64.997713) (xy 64.602287 65.084615)
(xy 64.704472 65.152893) (xy 64.818015 65.199924) (xy 64.938551 65.2239) (xy 65.061449 65.2239) (xy 65.109237 65.214394)
(xy 65.170943 65.2761) (xy 65.138551 65.2761) (xy 65.018015 65.300076) (xy 64.904472 65.347107) (xy 64.802287 65.415385)
(xy 64.715385 65.502287) (xy 64.647107 65.604472) (xy 64.600076 65.718015) (xy 64.5761 65.838551) (xy 64.5761 65.961449)
(xy 64.600076 66.081985) (xy 64.647107 66.195528) (xy 64.715385 66.297713) (xy 64.802287 66.384615) (xy 64.843771 66.412334)
(xy 64.846602 66.441073) (xy 64.847969 66.454956) (xy 64.86299 66.504472) (xy 64.868394 66.522288) (xy 64.901562 66.584342)
(xy 64.914898 66.600591) (xy 64.935016 66.625106) (xy 64.935022 66.625112) (xy 64.9462 66.638732) (xy 64.959821 66.649911)
(xy 65.442801 67.132891) (xy 65.4428 68.252043) (xy 65.352043 68.3428) (xy 51.817535 68.3428) (xy 51.799999 68.341073)
(xy 51.782463 68.3428) (xy 51.782456 68.3428) (xy 51.736716 68.347305) (xy 51.729976 68.347969) (xy 51.716586 68.352031)
(xy 51.662644 68.368394) (xy 51.60059 68.401562) (xy 51.5462 68.4462) (xy 51.535018 68.459825) (xy 51.209237 68.785606)
(xy 51.161449 68.7761) (xy 51.038551 68.7761) (xy 50.918015 68.800076) (xy 50.804472 68.847107) (xy 50.702287 68.915385)
(xy 50.615385 69.002287) (xy 50.547107 69.104472) (xy 50.500076 69.218015) (xy 50.4761 69.338551) (xy 50.4761 69.461449)
(xy 50.500076 69.581985) (xy 50.547107 69.695528) (xy 50.615385 69.797713) (xy 50.702287 69.884615) (xy 50.804472 69.952893)
(xy 50.901684 69.993159) (xy 47.752043 73.1428) (xy 46.317536 73.1428) (xy 46.3 73.141073) (xy 46.282464 73.1428)
(xy 46.282456 73.1428) (xy 46.236124 73.147364) (xy 46.229976 73.147969) (xy 46.181596 73.162645) (xy 46.162644 73.168394)
(xy 46.10059 73.201562) (xy 46.0462 73.2462) (xy 46.035018 73.259825) (xy 45.559821 73.735022) (xy 45.546201 73.7462)
(xy 45.535023 73.75982) (xy 45.535016 73.759827) (xy 45.526667 73.770001) (xy 45.501563 73.80059) (xy 45.499307 73.804811)
(xy 45.468394 73.862645) (xy 45.447969 73.929977) (xy 45.441073 74) (xy 45.442801 74.017546) (xy 45.4428 76.112043)
(xy 45.026526 76.528317) (xy 44.954909 76.490037) (xy 44.741715 76.425365) (xy 44.575558 76.409) (xy 44.464442 76.409)
(xy 44.298285 76.425365) (xy 44.085091 76.490037) (xy 43.88861 76.595058) (xy 43.716393 76.736393) (xy 43.575058 76.90861)
(xy 43.470037 77.105091) (xy 43.405365 77.318285) (xy 43.383528 77.54) (xy 43.116472 77.54) (xy 43.094635 77.318285)
(xy 43.029963 77.105091) (xy 42.924942 76.90861) (xy 42.783607 76.736393) (xy 42.61139 76.595058) (xy 42.414909 76.490037)
(xy 42.201715 76.425365) (xy 42.035558 76.409) (xy 41.924442 76.409) (xy 41.758285 76.425365) (xy 41.545091 76.490037)
(xy 41.34861 76.595058) (xy 41.176393 76.736393) (xy 41.035058 76.90861) (xy 40.930037 77.105091) (xy 40.865365 77.318285)
(xy 40.843528 77.54) (xy 38.036472 77.54) (xy 38.014635 77.318285) (xy 37.949963 77.105091) (xy 37.844942 76.90861)
(xy 37.703607 76.736393) (xy 37.53139 76.595058) (xy 37.334909 76.490037) (xy 37.121715 76.425365) (xy 36.955558 76.409)
(xy 36.844442 76.409) (xy 36.678285 76.425365) (xy 36.465091 76.490037) (xy 36.26861 76.595058) (xy 36.096393 76.736393)
(xy 35.955058 76.90861) (xy 35.850037 77.105091) (xy 35.785365 77.318285) (xy 35.763528 77.54) (xy 32.956472 77.54)
(xy 32.934635 77.318285) (xy 32.869963 77.105091) (xy 32.764942 76.90861) (xy 32.623607 76.736393) (xy 32.45139 76.595058)
(xy 32.254909 76.490037) (xy 32.041715 76.425365) (xy 31.875558 76.409) (xy 31.764442 76.409) (xy 31.598285 76.425365)
(xy 31.385091 76.490037) (xy 31.18861 76.595058) (xy 31.016393 76.736393) (xy 30.875058 76.90861) (xy 30.770037 77.105091)
(xy 30.705365 77.318285) (xy 30.683528 77.54) (xy 30.416472 77.54) (xy 30.394635 77.318285) (xy 30.329963 77.105091)
(xy 30.224942 76.90861) (xy 30.083607 76.736393) (xy 29.91139 76.595058) (xy 29.714909 76.490037) (xy 29.501715 76.425365)
(xy 29.335558 76.409) (xy 29.224442 76.409) (xy 29.058285 76.425365) (xy 28.845091 76.490037) (xy 28.64861 76.595058)
(xy 28.476393 76.736393) (xy 28.335058 76.90861) (xy 28.230037 77.105091) (xy 28.165365 77.318285) (xy 28.143528 77.54)
(xy 27.876472 77.54) (xy 27.854635 77.318285) (xy 27.789963 77.105091) (xy 27.684942 76.90861) (xy 27.543607 76.736393)
(xy 27.37139 76.595058) (xy 27.174909 76.490037) (xy 26.961715 76.425365) (xy 26.795558 76.409) (xy 26.684442 76.409)
(xy 26.518285 76.425365) (xy 26.305091 76.490037) (xy 26.10861 76.595058) (xy 25.936393 76.736393) (xy 25.795058 76.90861)
(xy 25.690037 77.105091) (xy 25.625365 77.318285) (xy 25.603528 77.54) (xy 25.356 77.54) (xy 25.356 75)
(xy 28.143528 75) (xy 28.165365 75.221715) (xy 28.230037 75.434909) (xy 28.335058 75.63139) (xy 28.476393 75.803607)
(xy 28.64861 75.944942) (xy 28.845091 76.049963) (xy 29.058285 76.114635) (xy 29.224442 76.131) (xy 29.335558 76.131)
(xy 29.501715 76.114635) (xy 29.714909 76.049963) (xy 29.91139 75.944942) (xy 30.083607 75.803607) (xy 30.224942 75.63139)
(xy 30.329963 75.434909) (xy 30.394635 75.221715) (xy 30.416472 75) (xy 30.683528 75) (xy 30.705365 75.221715)
(xy 30.770037 75.434909) (xy 30.875058 75.63139) (xy 31.016393 75.803607) (xy 31.18861 75.944942) (xy 31.385091 76.049963)
(xy 31.598285 76.114635) (xy 31.764442 76.131) (xy 31.875558 76.131) (xy 32.041715 76.114635) (xy 32.254909 76.049963)
(xy 32.45139 75.944942) (xy 32.623607 75.803607) (xy 32.764942 75.63139) (xy 32.869963 75.434909) (xy 32.934635 75.221715)
(xy 32.956472 75) (xy 33.223528 75) (xy 33.245365 75.221715) (xy 33.310037 75.434909) (xy 33.415058 75.63139)
(xy 33.556393 75.803607) (xy 33.72861 75.944942) (xy 33.925091 76.049963) (xy 34.138285 76.114635) (xy 34.304442 76.131)
(xy 34.415558 76.131) (xy 34.581715 76.114635) (xy 34.794909 76.049963) (xy 34.99139 75.944942) (xy 35.163607 75.803607)
(xy 35.304942 75.63139) (xy 35.409963 75.434909) (xy 35.474635 75.221715) (xy 35.496472 75) (xy 35.763528 75)
(xy 35.785365 75.221715) (xy 35.850037 75.434909) (xy 35.955058 75.63139) (xy 36.096393 75.803607) (xy 36.26861 75.944942)
(xy 36.465091 76.049963) (xy 36.678285 76.114635) (xy 36.844442 76.131) (xy 36.955558 76.131) (xy 37.121715 76.114635)
(xy 37.334909 76.049963) (xy 37.53139 75.944942) (xy 37.703607 75.803607) (xy 37.844942 75.63139) (xy 37.949963 75.434909)
(xy 38.014635 75.221715) (xy 38.036472 75) (xy 38.303528 75) (xy 38.325365 75.221715) (xy 38.390037 75.434909)
(xy 38.495058 75.63139) (xy 38.636393 75.803607) (xy 38.80861 75.944942) (xy 39.005091 76.049963) (xy 39.218285 76.114635)
(xy 39.384442 76.131) (xy 39.495558 76.131) (xy 39.661715 76.114635) (xy 39.874909 76.049963) (xy 40.07139 75.944942)
(xy 40.243607 75.803607) (xy 40.384942 75.63139) (xy 40.489963 75.434909) (xy 40.554635 75.221715) (xy 40.576472 75)
(xy 40.843528 75) (xy 40.865365 75.221715) (xy 40.930037 75.434909) (xy 41.035058 75.63139) (xy 41.176393 75.803607)
(xy 41.34861 75.944942) (xy 41.545091 76.049963) (xy 41.758285 76.114635) (xy 41.924442 76.131) (xy 42.035558 76.131)
(xy 42.201715 76.114635) (xy 42.414909 76.049963) (xy 42.61139 75.944942) (xy 42.783607 75.803607) (xy 42.924942 75.63139)
(xy 43.029963 75.434909) (xy 43.094635 75.221715) (xy 43.116472 75) (xy 43.094635 74.778285) (xy 43.029963 74.565091)
(xy 42.924942 74.36861) (xy 42.783607 74.196393) (xy 42.61139 74.055058) (xy 42.414909 73.950037) (xy 42.201715 73.885365)
(xy 42.035558 73.869) (xy 41.924442 73.869) (xy 41.758285 73.885365) (xy 41.545091 73.950037) (xy 41.34861 74.055058)
(xy 41.176393 74.196393) (xy 41.035058 74.36861) (xy 40.930037 74.565091) (xy 40.865365 74.778285) (xy 40.843528 75)
(xy 40.576472 75) (xy 40.554635 74.778285) (xy 40.489963 74.565091) (xy 40.384942 74.36861) (xy 40.243607 74.196393)
(xy 40.07139 74.055058) (xy 39.874909 73.950037) (xy 39.661715 73.885365) (xy 39.495558 73.869) (xy 39.384442 73.869)
(xy 39.218285 73.885365) (xy 39.005091 73.950037) (xy 38.80861 74.055058) (xy 38.636393 74.196393) (xy 38.495058 74.36861)
(xy 38.390037 74.565091) (xy 38.325365 74.778285) (xy 38.303528 75) (xy 38.036472 75) (xy 38.014635 74.778285)
(xy 37.949963 74.565091) (xy 37.844942 74.36861) (xy 37.703607 74.196393) (xy 37.53139 74.055058) (xy 37.334909 73.950037)
(xy 37.121715 73.885365) (xy 36.955558 73.869) (xy 36.844442 73.869) (xy 36.678285 73.885365) (xy 36.465091 73.950037)
(xy 36.26861 74.055058) (xy 36.096393 74.196393) (xy 35.955058 74.36861) (xy 35.850037 74.565091) (xy 35.785365 74.778285)
(xy 35.763528 75) (xy 35.496472 75) (xy 35.474635 74.778285) (xy 35.409963 74.565091) (xy 35.304942 74.36861)
(xy 35.163607 74.196393) (xy 34.99139 74.055058) (xy 34.794909 73.950037) (xy 34.581715 73.885365) (xy 34.415558 73.869)
(xy 34.304442 73.869) (xy 34.138285 73.885365) (xy 33.925091 73.950037) (xy 33.72861 74.055058) (xy 33.556393 74.196393)
(xy 33.415058 74.36861) (xy 33.310037 74.565091) (xy 33.245365 74.778285) (xy 33.223528 75) (xy 32.956472 75)
(xy 32.934635 74.778285) (xy 32.869963 74.565091) (xy 32.764942 74.36861) (xy 32.623607 74.196393) (xy 32.45139 74.055058)
(xy 32.254909 73.950037) (xy 32.041715 73.885365) (xy 31.875558 73.869) (xy 31.764442 73.869) (xy 31.598285 73.885365)
(xy 31.385091 73.950037) (xy 31.18861 74.055058) (xy 31.016393 74.196393) (xy 30.875058 74.36861) (xy 30.770037 74.565091)
(xy 30.705365 74.778285) (xy 30.683528 75) (xy 30.416472 75) (xy 30.394635 74.778285) (xy 30.329963 74.565091)
(xy 30.224942 74.36861) (xy 30.083607 74.196393) (xy 29.91139 74.055058) (xy 29.714909 73.950037) (xy 29.501715 73.885365)
(xy 29.335558 73.869) (xy 29.224442 73.869) (xy 29.058285 73.885365) (xy 28.845091 73.950037) (xy 28.64861 74.055058)
(xy 28.476393 74.196393) (xy 28.335058 74.36861) (xy 28.230037 74.565091) (xy 28.165365 74.778285) (xy 28.143528 75)
(xy 25.356 75) (xy 25.356 68.938551) (xy 41.8761 68.938551) (xy 41.8761 69.061449) (xy 41.900076 69.181985)
(xy 41.947107 69.295528) (xy 42.015385 69.397713) (xy 42.102287 69.484615) (xy 42.204472 69.552893) (xy 42.318015 69.599924)
(xy 42.438551 69.6239) (xy 42.561449 69.6239) (xy 42.681985 69.599924) (xy 42.795528 69.552893) (xy 42.897713 69.484615)
(xy 42.984615 69.397713) (xy 43.052893 69.295528) (xy 43.099924 69.181985) (xy 43.1239 69.061449) (xy 43.1239 68.938551)
(xy 43.114394 68.890763) (xy 43.612144 68.393013) (xy 43.615284 68.397713) (xy 43.702186 68.484615) (xy 43.804371 68.552893)
(xy 43.917914 68.599924) (xy 44.03845 68.6239) (xy 44.161348 68.6239) (xy 44.281884 68.599924) (xy 44.395427 68.552893)
(xy 44.497612 68.484615) (xy 44.584514 68.397713) (xy 44.652792 68.295528) (xy 44.699823 68.181985) (xy 44.723799 68.061449)
(xy 44.723799 67.938551) (xy 44.699823 67.818015) (xy 44.652792 67.704472) (xy 44.584514 67.602287) (xy 44.497612 67.515385)
(xy 44.395427 67.447107) (xy 44.281884 67.400076) (xy 44.161348 67.3761) (xy 44.03845 67.3761) (xy 43.917914 67.400076)
(xy 43.804371 67.447107) (xy 43.702186 67.515385) (xy 43.615284 67.602287) (xy 43.588214 67.6428) (xy 43.517539 67.6428)
(xy 43.5 67.641073) (xy 43.482461 67.6428) (xy 43.482456 67.6428) (xy 43.466228 67.644398) (xy 43.429976 67.647968)
(xy 43.362644 67.668394) (xy 43.30059 67.701562) (xy 43.2462 67.7462) (xy 43.235018 67.759825) (xy 42.609237 68.385606)
(xy 42.561449 68.3761) (xy 42.438551 68.3761) (xy 42.318015 68.400076) (xy 42.204472 68.447107) (xy 42.102287 68.515385)
(xy 42.015385 68.602287) (xy 41.947107 68.704472) (xy 41.900076 68.818015) (xy 41.8761 68.938551) (xy 25.356 68.938551)
(xy 25.356 59) (xy 67.719 59) (xy 67.719 61) (xy 67.74039 61.107534) (xy 67.801303 61.198697)
(xy 67.892466 61.25961) (xy 68 61.281) (xy 80 61.281) (xy 80.107534 61.25961) (xy 80.198697 61.198697)
(xy 80.25961 61.107534) (xy 80.281 61) (xy 80.281 59) (xy 80.25961 58.892466) (xy 80.198697 58.801303)
(xy 80.107534 58.74039) (xy 80 58.719) (xy 68 58.719) (xy 67.892466 58.74039) (xy 67.801303 58.801303)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(xy 67.74039 58.892466) (xy 67.719 59) (xy 25.356 59) (xy 25.356 53.638551) (xy 35.7761 53.638551)
(xy 35.7761 53.761449) (xy 35.800076 53.881985) (xy 35.847107 53.995528) (xy 35.915385 54.097713) (xy 36.002287 54.184615)
(xy 36.104472 54.252893) (xy 36.218015 54.299924) (xy 36.338551 54.3239) (xy 36.461449 54.3239) (xy 36.581985 54.299924)
(xy 36.695528 54.252893) (xy 36.797713 54.184615) (xy 36.884615 54.097713) (xy 36.911685 54.0572) (xy 40.993819 54.0572)
(xy 44.579715 57.643096) (xy 44.590897 57.656721) (xy 44.645287 57.701359) (xy 44.707341 57.734527) (xy 44.774673 57.754952)
(xy 44.781413 57.755616) (xy 44.827153 57.760121) (xy 44.82716 57.760121) (xy 44.844696 57.761848) (xy 44.862232 57.760121)
(xy 48.517753 57.760121) (xy 48.544823 57.800634) (xy 48.631725 57.887536) (xy 48.73391 57.955814) (xy 48.847453 58.002845)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(xy 48.967989 58.026821) (xy 49.090887 58.026821) (xy 49.211423 58.002845) (xy 49.324966 57.955814) (xy 49.427151 57.887536)
(xy 49.514053 57.800634) (xy 49.582331 57.698449) (xy 49.629362 57.584906) (xy 49.641497 57.5239) (xy 49.761449 57.5239)
(xy 49.881985 57.499924) (xy 49.995528 57.452893) (xy 50.097713 57.384615) (xy 50.184615 57.297713) (xy 50.252893 57.195528)
(xy 50.299924 57.081985) (xy 50.3239 56.961449) (xy 50.3239 56.838551) (xy 50.299924 56.718015) (xy 50.252893 56.604472)
(xy 50.184615 56.502287) (xy 50.097713 56.415385) (xy 49.995528 56.347107) (xy 49.881985 56.300076) (xy 49.761449 56.2761)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(xy 49.638551 56.2761) (xy 49.589617 56.285833) (xy 49.556511 56.258663) (xy 49.494457 56.225495) (xy 49.427124 56.20507)
(xy 49.374645 56.199901) (xy 49.374637 56.199901) (xy 49.357101 56.198174) (xy 49.339565 56.199901) (xy 44.955058 56.199901)
(xy 42.093708 53.338551) (xy 53.1761 53.338551) (xy 53.1761 53.461449) (xy 53.200076 53.581985) (xy 53.247107 53.695528)
(xy 53.315385 53.797713) (xy 53.402287 53.884615) (xy 53.504472 53.952893) (xy 53.618015 53.999924) (xy 53.738551 54.0239)
(xy 53.861449 54.0239) (xy 53.909237 54.014394) (xy 55.735018 55.840175) (xy 55.7462 55.8538) (xy 55.759825 55.864982)
(xy 55.759827 55.864984) (xy 55.768973 55.87249) (xy 55.80059 55.898438) (xy 55.859675 55.930019) (xy 55.862644 55.931606)
(xy 55.929976 55.952031) (xy 55.936124 55.952636) (xy 55.982456 55.9572) (xy 55.982464 55.9572) (xy 56 55.958927)
(xy 56.017536 55.9572) (xy 69.510031 55.9572) (xy 69.527567 55.958927) (xy 69.545103 55.9572) (xy 69.545111 55.9572)
(xy 69.59759 55.952031) (xy 69.664923 55.931606) (xy 69.711749 55.906577) (xy 69.752287 55.947115) (xy 69.854472 56.015393)
(xy 69.968015 56.062424) (xy 70.088551 56.0864) (xy 70.211449 56.0864) (xy 70.331985 56.062424) (xy 70.445528 56.015393)
(xy 70.547713 55.947115) (xy 70.634615 55.860213) (xy 70.702893 55.758028) (xy 70.749924 55.644485) (xy 70.7739 55.523949)
(xy 70.7739 55.401051) (xy 70.749924 55.280515) (xy 70.715797 55.198125) (xy 70.802287 55.284615) (xy 70.904472 55.352893)
(xy 71.018015 55.399924) (xy 71.138551 55.4239) (xy 71.261449 55.4239) (xy 71.381985 55.399924) (xy 71.495528 55.352893)
(xy 71.597713 55.284615) (xy 71.684615 55.197713) (xy 71.752893 55.095528) (xy 71.7761 55.039501) (xy 71.7761 55.061449)
(xy 71.800076 55.181985) (xy 71.847107 55.295528) (xy 71.915385 55.397713) (xy 72.002287 55.484615) (xy 72.104472 55.552893)
(xy 72.218015 55.599924) (xy 72.338551 55.6239) (xy 72.461449 55.6239) (xy 72.581985 55.599924) (xy 72.695528 55.552893)
(xy 72.797713 55.484615) (xy 72.884615 55.397713) (xy 72.952893 55.295528) (xy 72.999924 55.181985) (xy 73.0239 55.061449)
(xy 73.0239 54.938551) (xy 72.999924 54.818015) (xy 72.974734 54.7572) (xy 73.422483 54.7572) (xy 73.549607 54.884324)
(xy 73.540101 54.932112) (xy 73.540101 55.05501) (xy 73.564077 55.175546) (xy 73.611108 55.289089) (xy 73.679386 55.391274)
(xy 73.766288 55.478176) (xy 73.868473 55.546454) (xy 73.982016 55.593485) (xy 74.102552 55.617461) (xy 74.22545 55.617461)
(xy 74.345986 55.593485) (xy 74.459529 55.546454) (xy 74.561714 55.478176) (xy 74.648616 55.391274) (xy 74.716894 55.289089)
(xy 74.763925 55.175546) (xy 74.787901 55.05501) (xy 74.787901 54.932112) (xy 74.763925 54.811576) (xy 74.716894 54.698033)
(xy 74.648616 54.595848) (xy 74.561714 54.508946) (xy 74.459529 54.440668) (xy 74.345986 54.393637) (xy 74.22545 54.369661)
(xy 74.102552 54.369661) (xy 74.054764 54.379167) (xy 73.835422 54.159825) (xy 73.82424 54.1462) (xy 73.76985 54.101562)
(xy 73.707796 54.068394) (xy 73.640463 54.047969) (xy 73.587984 54.0428) (xy 73.587976 54.0428) (xy 73.57044 54.041073)
(xy 73.552904 54.0428) (xy 72.455911 54.0428) (xy 71.572936 53.159825) (xy 71.561754 53.1462) (xy 71.507364 53.101562)
(xy 71.44531 53.068394) (xy 71.377977 53.047969) (xy 71.325498 53.0428) (xy 71.32549 53.0428) (xy 71.307954 53.041073)
(xy 71.290418 53.0428) (xy 69.655403 53.0428) (xy 69.637867 53.041073) (xy 69.620331 53.0428) (xy 69.620324 53.0428)
(xy 69.574584 53.047305) (xy 69.567844 53.047969) (xy 69.500512 53.068394) (xy 69.438458 53.101562) (xy 69.384068 53.1462)
(xy 69.372886 53.159825) (xy 68.589911 53.9428) (xy 56.572222 53.9428) (xy 55.966819 53.337398) (xy 55.966819 51.396343)
(xy 55.968546 51.378807) (xy 55.966819 51.361271) (xy 55.966819 51.361264) (xy 55.96165 51.308785) (xy 55.960701 51.305654)
(xy 55.941225 51.241452) (xy 55.925094 51.211273) (xy 55.908057 51.179398) (xy 55.882263 51.147969) (xy 55.874602 51.138634)
(xy 55.874597 51.138629) (xy 55.863418 51.125008) (xy 55.849798 51.11383) (xy 55.700099 50.964131) (xy 55.700099 50.360434)
(xy 55.701826 50.342898) (xy 55.700099 50.325362) (xy 55.700099 50.325355) (xy 55.69493 50.272876) (xy 55.693571 50.268394)
(xy 55.688868 50.252893) (xy 55.674505 50.205543) (xy 55.641337 50.143489) (xy 55.621985 50.119909) (xy 55.614167 50.110383)
(xy 55.6239 50.061449) (xy 55.6239 49.938551) (xy 55.599924 49.818015) (xy 55.552893 49.704472) (xy 55.484615 49.602287)
(xy 55.397713 49.515385) (xy 55.295528 49.447107) (xy 55.181985 49.400076) (xy 55.061449 49.3761) (xy 54.938551 49.3761)
(xy 54.818015 49.400076) (xy 54.704472 49.447107) (xy 54.602287 49.515385) (xy 54.515385 49.602287) (xy 54.447107 49.704472)
(xy 54.400076 49.818015) (xy 54.3761 49.938551) (xy 54.3761 50.061449) (xy 54.400076 50.181985) (xy 54.408934 50.203371)
(xy 54.303962 50.246852) (xy 54.201777 50.31513) (xy 54.114875 50.402032) (xy 54.046597 50.504217) (xy 53.999566 50.61776)
(xy 53.97559 50.738296) (xy 53.97559 50.861194) (xy 53.999566 50.98173) (xy 54.046597 51.095273) (xy 54.114875 51.197458)
(xy 54.146935 51.229518) (xy 54.104472 51.247107) (xy 54.002287 51.315385) (xy 53.915385 51.402287) (xy 53.847107 51.504472)
(xy 53.800076 51.618015) (xy 53.7761 51.738551) (xy 53.7761 51.861449) (xy 53.800076 51.981985) (xy 53.847107 52.095528)
(xy 53.909876 52.189468) (xy 53.867237 52.217959) (xy 53.780335 52.304861) (xy 53.712057 52.407046) (xy 53.665026 52.520589)
(xy 53.64105 52.641125) (xy 53.64105 52.764023) (xy 53.647072 52.794296) (xy 53.618015 52.800076) (xy 53.504472 52.847107)
(xy 53.402287 52.915385) (xy 53.315385 53.002287) (xy 53.247107 53.104472) (xy 53.200076 53.218015) (xy 53.1761 53.338551)
(xy 42.093708 53.338551) (xy 40.014982 51.259825) (xy 40.0038 51.2462) (xy 39.94941 51.201562) (xy 39.887356 51.168394)
(xy 39.820023 51.147969) (xy 39.767544 51.1428) (xy 39.767536 51.1428) (xy 39.75 51.141073) (xy 39.732464 51.1428)
(xy 39.111685 51.1428) (xy 39.084615 51.102287) (xy 38.997713 51.015385) (xy 38.895528 50.947107) (xy 38.781985 50.900076)
(xy 38.661449 50.8761) (xy 38.538551 50.8761) (xy 38.418015 50.900076) (xy 38.304472 50.947107) (xy 38.202287 51.015385)
(xy 38.115385 51.102287) (xy 38.047107 51.204472) (xy 38.000076 51.318015) (xy 37.9761 51.438551) (xy 37.9761 51.561449)
(xy 38.000076 51.681985) (xy 38.047107 51.795528) (xy 38.115385 51.897713) (xy 38.202287 51.984615) (xy 38.304472 52.052893)
(xy 38.418015 52.099924) (xy 38.538551 52.1239) (xy 38.661449 52.1239) (xy 38.781985 52.099924) (xy 38.895528 52.052893)
(xy 38.997713 51.984615) (xy 39.084615 51.897713) (xy 39.111685 51.8572) (xy 39.602043 51.8572) (xy 41.087643 53.3428)
(xy 36.911685 53.3428) (xy 36.884615 53.302287) (xy 36.797713 53.215385) (xy 36.695528 53.147107) (xy 36.581985 53.100076)
(xy 36.461449 53.0761) (xy 36.338551 53.0761) (xy 36.218015 53.100076) (xy 36.104472 53.147107) (xy 36.002287 53.215385)
(xy 35.915385 53.302287) (xy 35.847107 53.404472) (xy 35.800076 53.518015) (xy 35.7761 53.638551) (xy 25.356 53.638551)
(xy 25.356 41.627) (xy 35.954027 41.627) (xy 35.962644 41.631606) (xy 36.029976 41.652031) (xy 36.036716 41.652695)
(xy 36.082456 41.6572) (xy 36.082463 41.6572) (xy 36.099999 41.658927) (xy 36.117535 41.6572) (xy 41.552043 41.6572)
(xy 47.607047 47.712204) (xy 47.602287 47.715385) (xy 47.515385 47.802287) (xy 47.447107 47.904472) (xy 47.400076 48.018015)
(xy 47.3761 48.138551) (xy 47.3761 48.261449) (xy 47.400076 48.381985) (xy 47.447107 48.495528) (xy 47.515385 48.597713)
(xy 47.602287 48.684615) (xy 47.704472 48.752893) (xy 47.818015 48.799924) (xy 47.938551 48.8239) (xy 48.061449 48.8239)
(xy 48.181985 48.799924) (xy 48.295528 48.752893) (xy 48.397713 48.684615) (xy 48.484615 48.597713) (xy 48.552893 48.495528)
(xy 48.599924 48.381985) (xy 48.6239 48.261449) (xy 48.6239 48.138551) (xy 48.599924 48.018015) (xy 48.552893 47.904472)
(xy 48.484615 47.802287) (xy 48.397713 47.715385) (xy 48.3572 47.688315) (xy 48.3572 47.617535) (xy 48.358927 47.599999)
(xy 48.3572 47.582463) (xy 48.3572 47.582456) (xy 48.352031 47.529977) (xy 48.331606 47.462644) (xy 48.298438 47.40059)
(xy 48.2538 47.3462) (xy 48.240175 47.335018) (xy 42.532157 41.627) (xy 42.921843 41.627) (xy 46.285606 44.990763)
(xy 46.2761 45.038551) (xy 46.2761 45.161449) (xy 46.300076 45.281985) (xy 46.347107 45.395528) (xy 46.415385 45.497713)
(xy 46.502287 45.584615) (xy 46.604472 45.652893) (xy 46.718015 45.699924) (xy 46.838551 45.7239) (xy 46.961449 45.7239)
(xy 47.081985 45.699924) (xy 47.195528 45.652893) (xy 47.297713 45.584615) (xy 47.384615 45.497713) (xy 47.452893 45.395528)
(xy 47.499924 45.281985) (xy 47.5239 45.161449) (xy 47.5239 45.038551) (xy 47.499924 44.918015) (xy 47.452893 44.804472)
(xy 47.384615 44.702287) (xy 47.297713 44.615385) (xy 47.195528 44.547107) (xy 47.081985 44.500076) (xy 46.961449 44.4761)
(xy 46.838551 44.4761) (xy 46.790763 44.485606) (xy 43.932157 41.627) (xy 51.471301 41.627) (xy 51.4713 44.360552)
(xy 51.430787 44.387622) (xy 51.343885 44.474524) (xy 51.275607 44.576709) (xy 51.228576 44.690252) (xy 51.2046 44.810788)
(xy 51.2046 44.933686) (xy 51.228576 45.054222) (xy 51.275607 45.167765) (xy 51.343885 45.26995) (xy 51.430787 45.356852)
(xy 51.532972 45.42513) (xy 51.646515 45.472161) (xy 51.767051 45.496137) (xy 51.784537 45.496137) (xy 51.7761 45.538551)
(xy 51.7761 45.661449) (xy 51.800076 45.781985) (xy 51.847107 45.895528) (xy 51.915385 45.997713) (xy 52.002287 46.084615)
(xy 52.104472 46.152893) (xy 52.218015 46.199924) (xy 52.338551 46.2239) (xy 52.379014 46.2239) (xy 52.3761 46.238551)
(xy 52.3761 46.361449) (xy 52.400076 46.481985) (xy 52.447107 46.595528) (xy 52.515385 46.697713) (xy 52.602287 46.784615)
(xy 52.704472 46.852893) (xy 52.818015 46.899924) (xy 52.938551 46.9239) (xy 53.061449 46.9239) (xy 53.181985 46.899924)
(xy 53.295528 46.852893) (xy 53.397713 46.784615) (xy 53.484615 46.697713) (xy 53.552893 46.595528) (xy 53.599924 46.481985)
(xy 53.6239 46.361449) (xy 53.6239 46.238551) (xy 53.599924 46.118015) (xy 53.552893 46.004472) (xy 53.484615 45.902287)
(xy 53.397713 45.815385) (xy 53.3572 45.788315) (xy 53.3572 44.2) (xy 58.219 44.2) (xy 58.219 51)
(xy 58.24039 51.107534) (xy 58.301303 51.198697) (xy 58.392466 51.25961) (xy 58.5 51.281) (xy 63.75 51.281)
(xy 63.857534 51.25961) (xy 63.948697 51.198697) (xy 65.508843 49.638551) (xy 77.4761 49.638551) (xy 77.4761 49.761449)
(xy 77.500076 49.881985) (xy 77.547107 49.995528) (xy 77.615385 50.097713) (xy 77.702287 50.184615) (xy 77.804472 50.252893)
(xy 77.842801 50.268769) (xy 77.8428 52.088315) (xy 77.802287 52.115385) (xy 77.715385 52.202287) (xy 77.647107 52.304472)
(xy 77.600076 52.418015) (xy 77.5761 52.538551) (xy 77.5761 52.661449) (xy 77.600076 52.781985) (xy 77.647107 52.895528)
(xy 77.715385 52.997713) (xy 77.802287 53.084615) (xy 77.904472 53.152893) (xy 78.018015 53.199924) (xy 78.138551 53.2239)
(xy 78.261449 53.2239) (xy 78.381985 53.199924) (xy 78.495528 53.152893) (xy 78.597713 53.084615) (xy 78.684615 52.997713)
(xy 78.752893 52.895528) (xy 78.799924 52.781985) (xy 78.8239 52.661449) (xy 78.8239 52.538551) (xy 78.799924 52.418015)
(xy 78.752893 52.304472) (xy 78.684615 52.202287) (xy 78.597713 52.115385) (xy 78.5572 52.088315) (xy 78.5572 50.125128)
(xy 78.584615 50.097713) (xy 78.652893 49.995528) (xy 78.699924 49.881985) (xy 78.7239 49.761449) (xy 78.7239 49.638551)
(xy 78.699924 49.518015) (xy 78.652893 49.404472) (xy 78.584615 49.302287) (xy 78.497713 49.215385) (xy 78.395528 49.147107)
(xy 78.281985 49.100076) (xy 78.161449 49.0761) (xy 78.038551 49.0761) (xy 77.918015 49.100076) (xy 77.804472 49.147107)
(xy 77.702287 49.215385) (xy 77.615385 49.302287) (xy 77.547107 49.404472) (xy 77.500076 49.518015) (xy 77.4761 49.638551)
(xy 65.508843 49.638551) (xy 67.198697 47.948697) (xy 67.20271 47.944601) (xy 68.319767 46.781) (xy 93.084236 46.781)
(xy 99.552066 53.199457) (xy 99.642466 53.25961) (xy 99.75 53.281) (xy 102.8 53.281) (xy 102.907534 53.25961)
(xy 102.998697 53.198697) (xy 103.05961 53.107534) (xy 103.081 53) (xy 103.081 40.816394) (xy 104.998697 38.898697)
(xy 105.05961 38.807534) (xy 105.081 38.7) (xy 105.05961 38.592466) (xy 104.998697 38.501303) (xy 102.898697 36.401303)
(xy 102.807534 36.34039) (xy 102.7 36.319) (xy 102.592466 36.34039) (xy 102.501303 36.401303) (xy 94.983606 43.919)
(xy 58.5 43.919) (xy 58.392466 43.94039) (xy 58.301303 44.001303) (xy 58.24039 44.092466) (xy 58.219 44.2)
(xy 53.3572 44.2) (xy 53.3572 42.938551) (xy 79.1761 42.938551) (xy 79.1761 43.061449) (xy 79.200076 43.181985)
(xy 79.247107 43.295528) (xy 79.315385 43.397713) (xy 79.402287 43.484615) (xy 79.504472 43.552893) (xy 79.618015 43.599924)
(xy 79.738551 43.6239) (xy 79.861449 43.6239) (xy 79.981985 43.599924) (xy 80.095528 43.552893) (xy 80.197713 43.484615)
(xy 80.284615 43.397713) (xy 80.311685 43.3572) (xy 80.782464 43.3572) (xy 80.8 43.358927) (xy 80.817536 43.3572)
(xy 80.817544 43.3572) (xy 80.870023 43.352031) (xy 80.937356 43.331606) (xy 80.99941 43.298438) (xy 81.0538 43.2538)
(xy 81.064982 43.240175) (xy 83.790763 40.514394) (xy 83.838551 40.5239) (xy 83.961449 40.5239) (xy 84.081985 40.499924)
(xy 84.195528 40.452893) (xy 84.297713 40.384615) (xy 84.384615 40.297713) (xy 84.452893 40.195528) (xy 84.499924 40.081985)
(xy 84.5239 39.961449) (xy 84.5239 39.838551) (xy 84.499924 39.718015) (xy 84.452893 39.604472) (xy 84.384615 39.502287)
(xy 84.297713 39.415385) (xy 84.195528 39.347107) (xy 84.081985 39.300076) (xy 83.961449 39.2761) (xy 83.838551 39.2761)
(xy 83.718015 39.300076) (xy 83.604472 39.347107) (xy 83.502287 39.415385) (xy 83.415385 39.502287) (xy 83.347107 39.604472)
(xy 83.300076 39.718015) (xy 83.2761 39.838551) (xy 83.2761 39.961449) (xy 83.285606 40.009237) (xy 80.652043 42.6428)
(xy 80.311685 42.6428) (xy 80.284615 42.602287) (xy 80.197713 42.515385) (xy 80.095528 42.447107) (xy 79.981985 42.400076)
(xy 79.861449 42.3761) (xy 79.738551 42.3761) (xy 79.618015 42.400076) (xy 79.504472 42.447107) (xy 79.402287 42.515385)
(xy 79.315385 42.602287) (xy 79.247107 42.704472) (xy 79.200076 42.818015) (xy 79.1761 42.938551) (xy 53.3572 42.938551)
(xy 53.3572 42.547957) (xy 54.147957 41.7572) (xy 72.482464 41.7572) (xy 72.5 41.758927) (xy 72.517536 41.7572)
(xy 72.517544 41.7572) (xy 72.570023 41.752031) (xy 72.637356 41.731606) (xy 72.69941 41.698438) (xy 72.7538 41.6538)
(xy 72.764984 41.640173) (xy 74.697276 39.707881) (xy 74.710901 39.696699) (xy 74.755539 39.642309) (xy 74.788707 39.580255)
(xy 74.809132 39.512922) (xy 74.814301 39.460443) (xy 74.814301 39.460435) (xy 74.816028 39.442899) (xy 74.814301 39.425363)
(xy 74.814301 38.4239) (xy 74.861449 38.4239) (xy 74.981985 38.399924) (xy 75.095528 38.352893) (xy 75.197713 38.284615)
(xy 75.284615 38.197713) (xy 75.352893 38.095528) (xy 75.399924 37.981985) (xy 75.4239 37.861449) (xy 75.4239 37.738551)
(xy 75.399924 37.618015) (xy 75.352893 37.504472) (xy 75.284615 37.402287) (xy 75.197713 37.315385) (xy 75.095528 37.247107)
(xy 74.981985 37.200076) (xy 74.861449 37.1761) (xy 74.738551 37.1761) (xy 74.618015 37.200076) (xy 74.504472 37.247107)
(xy 74.402287 37.315385) (xy 74.315385 37.402287) (xy 74.247107 37.504472) (xy 74.200076 37.618015) (xy 74.1761 37.738551)
(xy 74.1761 37.861449) (xy 74.185833 37.910383) (xy 74.174519 37.92417) (xy 74.158663 37.94349) (xy 74.125495 38.005544)
(xy 74.10507 38.072877) (xy 74.099901 38.125356) (xy 74.099901 38.125363) (xy 74.098174 38.142899) (xy 74.099901 38.160435)
(xy 74.099902 39.294941) (xy 72.627 40.767843) (xy 72.627 30.356) (xy 90.452541 30.356)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(zone (net 29) (net_name /VCCPLL) (layer F.Cu) (tstamp 5BF9D056) (hatch edge 0.508)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(priority 1)
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(fill yes (arc_segments 32) (thermal_gap 0.154) (thermal_bridge_width 0.154) (smoothing chamfer))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(polygon
(pts
(xy 77 60.5) (xy 79.5 60.5) (xy 80 60) (xy 94 60) (xy 94 63.5)
(xy 92 63.5) (xy 92 62) (xy 82.5 62) (xy 79.5 62) (xy 79 61.5)
(xy 77 61.5)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(filled_polygon
(pts
(xy 93.873 60.561675) (xy 93.873 63.3428) (xy 92.127 63.3428) (xy 92.127 62) (xy 92.12456 61.975224)
(xy 92.117333 61.951399) (xy 92.105597 61.929443) (xy 92.089803 61.910197) (xy 92.070557 61.894403) (xy 92.048601 61.882667)
(xy 92.024776 61.87544) (xy 92 61.873) (xy 80.078157 61.873) (xy 79.214982 61.009825) (xy 79.2038 60.9962)
(xy 79.14941 60.951562) (xy 79.087356 60.918394) (xy 79.020023 60.897969) (xy 78.967544 60.8928) (xy 78.967536 60.8928)
(xy 78.95 60.891073) (xy 78.932464 60.8928) (xy 77.989201 60.8928) (xy 77.944472 60.868892) (xy 77.879779 60.849267)
(xy 77.8125 60.842641) (xy 77.127 60.842641) (xy 77.127 60.781) (xy 79.5 60.781) (xy 79.607534 60.75961)
(xy 79.698697 60.698697) (xy 80.116394 60.281) (xy 86 60.281) (xy 86.107534 60.25961) (xy 86.198697 60.198697)
(xy 86.246603 60.127) (xy 93.438325 60.127)
)
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(zone (net 4) (net_name +1V2) (layer F.Cu) (tstamp 5BF9D053) (hatch edge 0.508)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(priority 2)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(fill yes (arc_segments 16) (thermal_gap 0.154) (thermal_bridge_width 0.154))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(polygon
(pts
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(xy 77 60) (xy 78 60) (xy 79 59) (xy 83 59) (xy 84 58)
(xy 86 58) (xy 86 60) (xy 80 60) (xy 79.5 60.5) (xy 77 60.5)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(filled_polygon
(pts
(xy 85.873 59.873) (xy 80 59.873) (xy 79.951399 59.882667) (xy 79.910197 59.910197) (xy 79.447394 60.373)
(xy 77.957939 60.373) (xy 77.946058 60.365061) (xy 77.8125 60.338495) (xy 77.127 60.338495) (xy 77.127 60.161505)
(xy 77.8125 60.161505) (xy 77.946058 60.134939) (xy 77.95794 60.127) (xy 78 60.127) (xy 78.048601 60.117333)
(xy 78.089803 60.089803) (xy 79.052606 59.127) (xy 83 59.127) (xy 83.048601 59.117333) (xy 83.089803 59.089803)
(xy 84.052606 58.127) (xy 85.873 58.127)
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(zone (net 4) (net_name +1V2) (layer F.Cu) (tstamp 5BF9D050) (hatch edge 0.508)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(priority 2)
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(fill yes (arc_segments 16) (thermal_gap 0.154) (thermal_bridge_width 0.154))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(polygon
(pts
(xy 52.5 60) (xy 54 60) (xy 54 61.5) (xy 65.5 61.5) (xy 68 59)
(xy 71 59) (xy 71 59.5) (xy 70.5 59.5) (xy 66 64) (xy 52.5 64)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(filled_polygon
(pts
(xy 70.053942 59.134939) (xy 70.1875 59.161505) (xy 70.873 59.161505) (xy 70.873 59.338495) (xy 70.1875 59.338495)
(xy 70.053942 59.365061) (xy 69.940716 59.440716) (xy 69.865061 59.553942) (xy 69.838495 59.6875) (xy 69.838495 59.8125)
(xy 69.861762 59.929473) (xy 69.767474 59.992474) (xy 69.747549 60.022294) (xy 65.896844 63.873) (xy 52.628157 63.873)
(xy 52.627 63.871843) (xy 52.627 60.127) (xy 53.873 60.127) (xy 53.873 61.5) (xy 53.882667 61.548601)
(xy 53.910197 61.589803) (xy 53.951399 61.617333) (xy 54 61.627) (xy 65.5 61.627) (xy 65.548601 61.617333)
(xy 65.589803 61.589803) (xy 68.052606 59.127) (xy 70.04206 59.127)
)
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(zone (net 3) (net_name +3V3) (layer F.Cu) (tstamp 5BF9D04D) (hatch edge 0.508)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(fill yes (arc_segments 16) (thermal_gap 0.154) (thermal_bridge_width 0.154))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(polygon
(pts
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(xy 25 41.5) (xy 72.5 41.5) (xy 72.5 30) (xy 91.2 30) (xy 100.2 39)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(xy 98 64) (xy 98 80) (xy 25 80)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(filled_polygon
(pts
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(xy 98.199573 38.103033) (xy 97.807897 38.494709) (xy 97.742462 38.481693) (xy 97.518016 38.526338) (xy 97.32774 38.653476)
(xy 96.903476 39.07774) (xy 96.776338 39.268016) (xy 96.731693 39.492462) (xy 96.744709 39.557897) (xy 89.531 46.771606)
(xy 89.531 42) (xy 89.50961 41.892466) (xy 89.448697 41.801303) (xy 89.357534 41.74039) (xy 89.25 41.719)
(xy 86 41.719) (xy 85.892466 41.74039) (xy 85.801303 41.801303) (xy 85.74039 41.892466) (xy 85.719 42)
(xy 85.719 47.5) (xy 85.74039 47.607534) (xy 85.801303 47.698697) (xy 85.892466 47.75961) (xy 86 47.781)
(xy 88.521606 47.781) (xy 87.801303 48.501303) (xy 87.74039 48.592466) (xy 87.719 48.7) (xy 87.719 53.8)
(xy 87.737845 53.901172) (xy 87.796517 53.993793) (xy 93.249095 59.719) (xy 86.281 59.719) (xy 86.281 58)
(xy 86.25961 57.892466) (xy 86.198697 57.801303) (xy 86.107534 57.74039) (xy 86 57.719) (xy 84 57.719)
(xy 83.892466 57.74039) (xy 83.801303 57.801303) (xy 82.883606 58.719) (xy 79 58.719) (xy 78.892466 58.74039)
(xy 78.801303 58.801303) (xy 78.100382 59.502224) (xy 78.098896 59.5) (xy 78.134939 59.446058) (xy 78.161505 59.3125)
(xy 78.161505 59.1875) (xy 78.134939 59.053942) (xy 78.059284 58.940716) (xy 77.946058 58.865061) (xy 77.8125 58.838495)
(xy 77.086505 58.838495) (xy 77.086505 58.661505) (xy 77.8125 58.661505) (xy 77.946058 58.634939) (xy 77.977993 58.613601)
(xy 78.010171 58.6072) (xy 78.010176 58.6072) (xy 78.114372 58.586474) (xy 78.232526 58.507526) (xy 78.252453 58.477703)
(xy 78.318146 58.41201) (xy 80.355838 58.412007) (xy 80.391014 58.419004) (xy 80.530386 58.391281) (xy 80.618719 58.332259)
(xy 80.61872 58.332258) (xy 80.64854 58.312333) (xy 80.668465 58.282513) (xy 81.02771 57.92327) (xy 81.057525 57.903348)
(xy 81.077447 57.873533) (xy 81.077452 57.873528) (xy 81.136474 57.785194) (xy 81.164197 57.645822) (xy 81.1572 57.610646)
(xy 81.1572 57.325128) (xy 81.328917 57.153411) (xy 81.4239 56.924101) (xy 81.4239 56.675899) (xy 81.328917 56.446589)
(xy 81.153411 56.271083) (xy 81.040901 56.22448) (xy 81.1239 56.024101) (xy 81.1239 55.775899) (xy 81.028917 55.546589)
(xy 80.853411 55.371083) (xy 80.624101 55.2761) (xy 80.375899 55.2761) (xy 80.146589 55.371083) (xy 79.974872 55.5428)
(xy 79.689348 55.5428) (xy 79.654177 55.535804) (xy 79.619006 55.5428) (xy 79.619002 55.5428) (xy 79.514806 55.563526)
(xy 79.396652 55.642474) (xy 79.376727 55.672294) (xy 79.0312 56.017822) (xy 79.030462 56.016717) (xy 79.021135 56.00739)
(xy 79.019015 56.002652) (xy 78.990612 55.975799) (xy 78.963759 55.947396) (xy 78.959021 55.945276) (xy 78.949694 55.935949)
(xy 78.945492 55.933141) (xy 78.941817 55.929667) (xy 78.930643 55.922646) (xy 78.92752 55.918496) (xy 78.893844 55.898631)
(xy 78.861361 55.876927) (xy 78.856272 55.875915) (xy 78.8451 55.868895) (xy 78.840375 55.867091) (xy 78.836016 55.86452)
(xy 78.823562 55.860162) (xy 78.819598 55.856815) (xy 78.78237 55.844949) (xy 78.745848 55.831008) (xy 78.740657 55.831154)
(xy 78.728201 55.826795) (xy 78.723193 55.826088) (xy 78.718377 55.824553) (xy 78.688365 55.821171) (xy 78.638187 55.814088)
(xy 78.63501 55.813456) (xy 78.633711 55.813456) (xy 78.623007 55.811945) (xy 78.617982 55.813241) (xy 78.604872 55.811764)
(xy 78.584814 55.813456) (xy 78.406698 55.813456) (xy 78.38664 55.811764) (xy 78.373529 55.813241) (xy 78.368504 55.811945)
(xy 78.3578 55.813456) (xy 78.356502 55.813456) (xy 78.353328 55.814087) (xy 78.303142 55.821172) (xy 78.273135 55.824553)
(xy 78.268319 55.826088) (xy 78.26331 55.826795) (xy 78.250854 55.831154) (xy 78.245663 55.831008) (xy 78.209146 55.844948)
(xy 78.171914 55.856814) (xy 78.167949 55.860162) (xy 78.155495 55.86452) (xy 78.151136 55.867091) (xy 78.146411 55.868895)
(xy 78.135241 55.875914) (xy 78.130151 55.876926) (xy 78.097665 55.898633) (xy 78.063991 55.918496) (xy 78.060868 55.922646)
(xy 78.049694 55.929667) (xy 78.046019 55.933141) (xy 78.041817 55.935949) (xy 78.03249 55.945276) (xy 78.027752 55.947396)
(xy 78.000899 55.975799) (xy 77.972496 56.002652) (xy 77.970376 56.00739) (xy 77.961049 56.016717) (xy 77.958241 56.020919)
(xy 77.954767 56.024594) (xy 77.947746 56.035768) (xy 77.943596 56.038891) (xy 77.923731 56.072567) (xy 77.902027 56.10505)
(xy 77.901015 56.110139) (xy 77.893995 56.121311) (xy 77.892191 56.126036) (xy 77.88962 56.130395) (xy 77.885263 56.142846)
(xy 77.881916 56.14681) (xy 77.870049 56.184042) (xy 77.861934 56.2053) (xy 77.161505 56.2053) (xy 77.161505 56.1875)
(xy 77.134939 56.053942) (xy 77.059284 55.940716) (xy 76.946058 55.865061) (xy 76.8125 55.838495) (xy 76.6875 55.838495)
(xy 76.6072 55.854467) (xy 76.6072 55.397956) (xy 78.427708 53.577449) (xy 78.457525 53.557526) (xy 78.477449 53.527708)
(xy 78.477451 53.527706) (xy 78.536473 53.439373) (xy 78.536474 53.439372) (xy 78.5572 53.335176) (xy 78.5572 53.335172)
(xy 78.564196 53.300001) (xy 78.5572 53.26483) (xy 78.5572 53.125128) (xy 78.728917 52.953411) (xy 78.8239 52.724101)
(xy 78.8239 52.475899) (xy 78.728917 52.246589) (xy 78.553411 52.071083) (xy 78.324101 51.9761) (xy 78.075899 51.9761)
(xy 77.846589 52.071083) (xy 77.671083 52.246589) (xy 77.5761 52.475899) (xy 77.5761 52.511976) (xy 77.556306 52.49875)
(xy 77.529853 52.472297) (xy 77.509926 52.442474) (xy 77.391772 52.363526) (xy 77.339868 52.353202) (xy 77.30259 52.29741)
(xy 77.209641 52.235304) (xy 77.1 52.213495) (xy 76.7 52.213495) (xy 76.590359 52.235304) (xy 76.49741 52.29741)
(xy 76.435304 52.390359) (xy 76.413495 52.5) (xy 76.413495 52.813495) (xy 76.1 52.813495) (xy 75.990359 52.835304)
(xy 75.89741 52.89741) (xy 75.835304 52.990359) (xy 75.813495 53.1) (xy 75.813495 53.5) (xy 75.835304 53.609641)
(xy 75.856646 53.641581) (xy 74.741292 54.756936) (xy 74.692918 54.64015) (xy 74.517412 54.464644) (xy 74.288102 54.369661)
(xy 74.0399 54.369661) (xy 73.81059 54.464644) (xy 73.635084 54.64015) (xy 73.631 54.65001) (xy 73.631 53.79042)
(xy 73.634641 53.789696) (xy 73.72759 53.72759) (xy 73.789696 53.634641) (xy 73.811505 53.525) (xy 73.811505 52.725)
(xy 73.789696 52.615359) (xy 73.72759 52.52241) (xy 73.634641 52.460304) (xy 73.525 52.438495) (xy 72.92731 52.438495)
(xy 72.85032 52.361505) (xy 73.03561 52.361505) (xy 73.075 52.36934) (xy 73.11439 52.361505) (xy 73.525 52.361505)
(xy 73.634641 52.339696) (xy 73.72759 52.27759) (xy 73.789696 52.184641) (xy 73.811505 52.075) (xy 73.811505 51.901573)
(xy 74.188495 51.524584) (xy 74.188495 52.075) (xy 74.210304 52.184641) (xy 74.27241 52.27759) (xy 74.365359 52.339696)
(xy 74.475 52.361505) (xy 75.375 52.361505) (xy 75.484641 52.339696) (xy 75.57759 52.27759) (xy 75.639696 52.184641)
(xy 75.661505 52.075) (xy 75.661505 51.275) (xy 75.639696 51.165359) (xy 75.57759 51.07241) (xy 75.484641 51.010304)
(xy 75.375 50.988495) (xy 74.566792 50.988495) (xy 74.581 50.917069) (xy 74.581 50.917066) (xy 74.59434 50.850001)
(xy 74.581 50.782936) (xy 74.581 50.132931) (xy 74.541487 49.934287) (xy 74.390972 49.709027) (xy 74.191732 49.575899)
(xy 77.4761 49.575899) (xy 77.4761 49.824101) (xy 77.571083 50.053411) (xy 77.746589 50.228917) (xy 77.975899 50.3239)
(xy 78.224101 50.3239) (xy 78.453411 50.228917) (xy 78.628917 50.053411) (xy 78.7239 49.824101) (xy 78.7239 49.581256)
(xy 79.755157 48.549999) (xy 84.163495 48.549999) (xy 84.163495 49.450001) (xy 84.204334 49.655312) (xy 84.320633 49.829367)
(xy 84.344 49.84498) (xy 84.344 50.15502) (xy 84.320633 50.170633) (xy 84.204334 50.344688) (xy 84.163495 50.549999)
(xy 84.163495 51.450001) (xy 84.204334 51.655312) (xy 84.320633 51.829367) (xy 84.344001 51.844981) (xy 84.344001 52.155019)
(xy 84.320633 52.170633) (xy 84.204334 52.344688) (xy 84.163495 52.549999) (xy 84.163495 53.450001) (xy 84.204334 53.655312)
(xy 84.320633 53.829367) (xy 84.494688 53.945666) (xy 84.699999 53.986505) (xy 85.350001 53.986505) (xy 85.469 53.962835)
(xy 85.469 53.967069) (xy 85.508513 54.165713) (xy 85.659028 54.390973) (xy 85.884288 54.541487) (xy 86.15 54.594341)
(xy 86.415713 54.541487) (xy 86.640973 54.390973) (xy 86.791487 54.165713) (xy 86.831 53.967068) (xy 86.831 53.517064)
(xy 86.84434 53.449999) (xy 86.831 53.382932) (xy 86.831 53.382931) (xy 86.791487 53.184287) (xy 86.678964 53.015885)
(xy 86.678963 53.015884) (xy 86.640972 52.959027) (xy 86.584116 52.921037) (xy 86.228967 52.565888) (xy 86.190973 52.509027)
(xy 85.965713 52.358513) (xy 85.837918 52.333093) (xy 85.729367 52.170633) (xy 85.706 52.15502) (xy 85.706 51.84498)
(xy 85.729367 51.829367) (xy 85.845666 51.655312) (xy 85.886505 51.450001) (xy 85.886505 50.549999) (xy 85.845666 50.344688)
(xy 85.729367 50.170633) (xy 85.706 50.15502) (xy 85.706 49.84498) (xy 85.729367 49.829367) (xy 85.828502 49.681)
(xy 86.567069 49.681) (xy 86.765713 49.641487) (xy 86.990973 49.490973) (xy 87.141487 49.265713) (xy 87.194341 49)
(xy 87.141487 48.734287) (xy 86.990973 48.509027) (xy 86.765713 48.358513) (xy 86.567069 48.319) (xy 85.828502 48.319)
(xy 85.729367 48.170633) (xy 85.555312 48.054334) (xy 85.350001 48.013495) (xy 84.699999 48.013495) (xy 84.494688 48.054334)
(xy 84.320633 48.170633) (xy 84.204334 48.344688) (xy 84.163495 48.549999) (xy 79.755157 48.549999) (xy 80.027706 48.277451)
(xy 80.057526 48.257526) (xy 80.136474 48.139372) (xy 80.1572 48.035176) (xy 80.1572 48.035172) (xy 80.164196 48.000001)
(xy 80.1572 47.96483) (xy 80.1572 43.525128) (xy 80.328917 43.353411) (xy 80.4239 43.124101) (xy 80.4239 42.875899)
(xy 80.328917 42.646589) (xy 80.153411 42.471083) (xy 79.924101 42.3761) (xy 79.675899 42.3761) (xy 79.446589 42.471083)
(xy 79.271083 42.646589) (xy 79.1761 42.875899) (xy 79.1761 43.124101) (xy 79.271083 43.353411) (xy 79.4428 43.525128)
(xy 79.442801 47.852042) (xy 78.218744 49.0761) (xy 77.975899 49.0761) (xy 77.746589 49.171083) (xy 77.571083 49.346589)
(xy 77.4761 49.575899) (xy 74.191732 49.575899) (xy 74.165712 49.558513) (xy 73.9 49.505659) (xy 73.634287 49.558513)
(xy 73.409027 49.709028) (xy 73.258513 49.934288) (xy 73.219 50.132932) (xy 73.219 50.567921) (xy 72.798427 50.988495)
(xy 72.625 50.988495) (xy 72.515359 51.010304) (xy 72.42241 51.07241) (xy 72.360304 51.165359) (xy 72.338495 51.275)
(xy 72.338495 52.075) (xy 72.358655 52.176349) (xy 72.334641 52.160304) (xy 72.225 52.138495) (xy 71.725 52.138495)
(xy 71.615359 52.160304) (xy 71.6 52.170566) (xy 71.584641 52.160304) (xy 71.475 52.138495) (xy 70.975 52.138495)
(xy 70.913476 52.150733) (xy 70.828917 51.946589) (xy 70.653411 51.771083) (xy 70.424101 51.6761) (xy 70.175899 51.6761)
(xy 69.946589 51.771083) (xy 69.771083 51.946589) (xy 69.6761 52.175899) (xy 69.6761 52.424101) (xy 69.771083 52.653411)
(xy 69.946589 52.828917) (xy 70.175899 52.9239) (xy 70.308973 52.9239) (xy 70.431832 53.005992) (xy 70.557555 53.031)
(xy 70.557558 53.031) (xy 70.599999 53.039442) (xy 70.64244 53.031) (xy 70.852344 53.031) (xy 70.865359 53.039696)
(xy 70.975 53.061505) (xy 71.475 53.061505) (xy 71.584641 53.039696) (xy 71.6 53.029434) (xy 71.615359 53.039696)
(xy 71.725 53.061505) (xy 71.985234 53.061505) (xy 71.999999 53.064442) (xy 72.014765 53.061505) (xy 72.225 53.061505)
(xy 72.334641 53.039696) (xy 72.338495 53.037121) (xy 72.338495 53.525) (xy 72.360304 53.634641) (xy 72.42241 53.72759)
(xy 72.515359 53.789696) (xy 72.625 53.811505) (xy 72.869001 53.811505) (xy 72.869001 54.586673) (xy 72.753411 54.471083)
(xy 72.524101 54.3761) (xy 72.275899 54.3761) (xy 72.046589 54.471083) (xy 71.871083 54.646589) (xy 71.8239 54.760499)
(xy 71.8239 54.675899) (xy 71.728917 54.446589) (xy 71.553411 54.271083) (xy 71.324101 54.1761) (xy 71.075899 54.1761)
(xy 70.846589 54.271083) (xy 70.841267 54.276405) (xy 70.828917 54.246589) (xy 70.653411 54.071083) (xy 70.424101 53.9761)
(xy 70.175899 53.9761) (xy 69.946589 54.071083) (xy 69.771083 54.246589) (xy 69.6761 54.475899) (xy 69.6761 54.724101)
(xy 69.771083 54.953411) (xy 69.773922 54.95625) (xy 69.621083 55.109089) (xy 69.5261 55.338399) (xy 69.5261 55.586601)
(xy 69.621083 55.815911) (xy 69.796589 55.991417) (xy 70.025899 56.0864) (xy 70.268744 56.0864) (xy 70.838495 56.656152)
(xy 70.838495 56.9375) (xy 70.865061 57.071058) (xy 70.940716 57.184284) (xy 70.978034 57.209219) (xy 70.954334 57.244688)
(xy 70.935675 57.338495) (xy 70.1875 57.338495) (xy 70.053942 57.365061) (xy 69.940716 57.440716) (xy 69.865061 57.553942)
(xy 69.838495 57.6875) (xy 69.838495 57.8125) (xy 69.865061 57.946058) (xy 69.901104 58) (xy 69.865061 58.053942)
(xy 69.838495 58.1875) (xy 69.838495 58.3125) (xy 69.865061 58.446058) (xy 69.901104 58.5) (xy 69.865061 58.553942)
(xy 69.838495 58.6875) (xy 69.838495 58.719) (xy 68 58.719) (xy 67.892466 58.74039) (xy 67.801303 58.801303)
(xy 65.383606 61.219) (xy 64.869703 61.219) (xy 64.945666 61.105312) (xy 64.969971 60.983125) (xy 65.007829 60.957829)
(xy 65.037452 60.913495) (xy 65.429131 60.521816) (xy 65.653411 60.428917) (xy 65.828917 60.253411) (xy 65.9239 60.024101)
(xy 65.9239 59.775899) (xy 65.828917 59.546589) (xy 65.653411 59.371083) (xy 65.424101 59.2761) (xy 65.175899 59.2761)
(xy 64.946589 59.371083) (xy 64.771083 59.546589) (xy 64.67859 59.769888) (xy 64.655312 59.754334) (xy 64.450001 59.713495)
(xy 63.549999 59.713495) (xy 63.344688 59.754334) (xy 63.170633 59.870633) (xy 63.15502 59.894) (xy 62.84498 59.894)
(xy 62.829367 59.870633) (xy 62.655312 59.754334) (xy 62.450001 59.713495) (xy 61.549999 59.713495) (xy 61.344688 59.754334)
(xy 61.170633 59.870633) (xy 61.15502 59.894) (xy 60.84498 59.894) (xy 60.829367 59.870633) (xy 60.681 59.771498)
(xy 60.681 59.432931) (xy 60.641487 59.234287) (xy 60.490973 59.009027) (xy 60.265713 58.858513) (xy 60 58.805659)
(xy 59.734288 58.858513) (xy 59.509028 59.009027) (xy 59.358514 59.234287) (xy 59.319001 59.432931) (xy 59.319001 59.771498)
(xy 59.170633 59.870633) (xy 59.054334 60.044688) (xy 59.013495 60.249999) (xy 59.013495 60.900001) (xy 59.054334 61.105312)
(xy 59.130297 61.219) (xy 56.699367 61.219) (xy 56.890973 61.090973) (xy 56.928967 61.034111) (xy 57.128964 60.834114)
(xy 57.241487 60.665712) (xy 57.29434 60.4) (xy 57.241487 60.134288) (xy 57.090973 59.909027) (xy 56.865712 59.758513)
(xy 56.6 59.70566) (xy 56.334288 59.758513) (xy 56.17922 59.862126) (xy 56.081 59.796498) (xy 56.081 59.403502)
(xy 56.229367 59.304367) (xy 56.311798 59.181) (xy 56.567069 59.181) (xy 56.765713 59.141487) (xy 56.990973 58.990973)
(xy 57.141487 58.765713) (xy 57.194341 58.5) (xy 57.141487 58.234287) (xy 56.990973 58.009027) (xy 56.874173 57.930983)
(xy 57.831307 56.97385) (xy 57.861127 56.953925) (xy 57.940075 56.835771) (xy 57.960801 56.731575) (xy 57.960801 56.731571)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(xy 57.967797 56.6964) (xy 57.960801 56.661229) (xy 57.960801 53.242325) (xy 58.095893 53.332591) (xy 58.250785 53.363401)
(xy 58.250788 53.363401) (xy 58.303078 53.373802) (xy 58.355368 53.363401) (xy 60.108648 53.363401) (xy 60.054334 53.444688)
(xy 60.013495 53.649999) (xy 60.013495 54.300001) (xy 60.054334 54.505312) (xy 60.170633 54.679367) (xy 60.344688 54.795666)
(xy 60.549999 54.836505) (xy 61.450001 54.836505) (xy 61.655312 54.795666) (xy 61.829367 54.679367) (xy 61.84498 54.656)
(xy 62.15502 54.656) (xy 62.170633 54.679367) (xy 62.344688 54.795666) (xy 62.549999 54.836505) (xy 63.450001 54.836505)
(xy 63.655312 54.795666) (xy 63.829367 54.679367) (xy 63.84498 54.656) (xy 64.15502 54.656) (xy 64.170633 54.679367)
(xy 64.344688 54.795666) (xy 64.549999 54.836505) (xy 65.450001 54.836505) (xy 65.655312 54.795666) (xy 65.829367 54.679367)
(xy 65.84498 54.656) (xy 66.15502 54.656) (xy 66.170633 54.679367) (xy 66.344688 54.795666) (xy 66.549999 54.836505)
(xy 67.450001 54.836505) (xy 67.655312 54.795666) (xy 67.829367 54.679367) (xy 67.945666 54.505312) (xy 67.986505 54.300001)
(xy 67.986505 53.649999) (xy 67.945666 53.444688) (xy 67.829367 53.270633) (xy 67.681 53.171498) (xy 67.681 52.532931)
(xy 67.641487 52.334287) (xy 67.490973 52.109027) (xy 67.265713 51.958513) (xy 67 51.905659) (xy 66.734288 51.958513)
(xy 66.509028 52.109027) (xy 66.358514 52.334287) (xy 66.319001 52.532931) (xy 66.319001 53.171498) (xy 66.170633 53.270633)
(xy 66.15502 53.294) (xy 65.84498 53.294) (xy 65.829367 53.270633) (xy 65.681 53.171498) (xy 65.681 52.332931)
(xy 65.641487 52.134287) (xy 65.490973 51.909027) (xy 65.265713 51.758513) (xy 65 51.705659) (xy 64.734288 51.758513)
(xy 64.509028 51.909027) (xy 64.358514 52.134287) (xy 64.319001 52.332931) (xy 64.319001 53.171498) (xy 64.170633 53.270633)
(xy 64.15502 53.294) (xy 63.84498 53.294) (xy 63.829367 53.270633) (xy 63.681 53.171498) (xy 63.681 52.632931)
(xy 63.641487 52.434287) (xy 63.490973 52.209027) (xy 63.265713 52.058513) (xy 63.185861 52.042629) (xy 63.19434 52.000001)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(xy 63.187114 51.963672) (xy 63.207534 51.95961) (xy 63.298697 51.898697) (xy 63.35961 51.807534) (xy 63.381 51.7)
(xy 63.381 48.2) (xy 63.35961 48.092466) (xy 63.298697 48.001303) (xy 63.207534 47.94039) (xy 63.1 47.919)
(xy 57 47.919) (xy 56.892466 47.94039) (xy 56.801303 48.001303) (xy 55.337934 49.464672) (xy 55.124101 49.3761)
(xy 54.875899 49.3761) (xy 54.646589 49.471083) (xy 54.474872 49.6428) (xy 54.447957 49.6428) (xy 53.3572 48.552044)
(xy 53.3572 47.849999) (xy 71.413495 47.849999) (xy 71.413495 48.500001) (xy 71.454334 48.705312) (xy 71.570633 48.879367)
(xy 71.744688 48.995666) (xy 71.949999 49.036505) (xy 72.850001 49.036505) (xy 73.055312 48.995666) (xy 73.229367 48.879367)
(xy 73.345666 48.705312) (xy 73.386505 48.500001) (xy 73.386505 47.849999) (xy 73.345666 47.644688) (xy 73.229367 47.470633)
(xy 73.081 47.371498) (xy 73.081 47.356237) (xy 73.141487 47.265712) (xy 73.19434 47.000001) (xy 73.141487 46.734288)
(xy 72.990972 46.509028) (xy 72.765712 46.358513) (xy 72.499999 46.30566) (xy 72.234288 46.358513) (xy 72.065885 46.471036)
(xy 71.965886 46.571036) (xy 71.909028 46.609027) (xy 71.871036 46.665886) (xy 71.758513 46.834288) (xy 71.70566 47.1)
(xy 71.719001 47.16707) (xy 71.719001 47.371498) (xy 71.570633 47.470633) (xy 71.454334 47.644688) (xy 71.413495 47.849999)
(xy 53.3572 47.849999) (xy 53.3572 46.825128) (xy 53.528917 46.653411) (xy 53.6239 46.424101) (xy 53.6239 46.175899)
(xy 53.528917 45.946589) (xy 53.353411 45.771083) (xy 53.135931 45.681) (xy 53.613495 45.681) (xy 53.613495 45.725)
(xy 53.648625 45.90161) (xy 53.748667 46.051333) (xy 53.89839 46.151375) (xy 54.075 46.186505) (xy 54.425 46.186505)
(xy 54.60161 46.151375) (xy 54.751333 46.051333) (xy 54.851375 45.90161) (xy 54.886505 45.725) (xy 54.886505 44.775)
(xy 55.613495 44.775) (xy 55.613495 45.725) (xy 55.648625 45.90161) (xy 55.748667 46.051333) (xy 55.89839 46.151375)
(xy 56.075 46.186505) (xy 56.425 46.186505) (xy 56.60161 46.151375) (xy 56.751333 46.051333) (xy 56.818493 45.950821)
(xy 56.896589 46.028917) (xy 57.125899 46.1239) (xy 57.374101 46.1239) (xy 57.603411 46.028917) (xy 57.778917 45.853411)
(xy 57.8739 45.624101) (xy 57.8739 45.375899) (xy 57.778917 45.146589) (xy 57.603411 44.971083) (xy 57.374101 44.8761)
(xy 57.125899 44.8761) (xy 56.896589 44.971083) (xy 56.886505 44.981167) (xy 56.886505 44.775) (xy 56.851375 44.59839)
(xy 56.751333 44.448667) (xy 56.60161 44.348625) (xy 56.425 44.313495) (xy 56.075 44.313495) (xy 55.89839 44.348625)
(xy 55.748667 44.448667) (xy 55.648625 44.59839) (xy 55.613495 44.775) (xy 54.886505 44.775) (xy 54.851375 44.59839)
(xy 54.751333 44.448667) (xy 54.60161 44.348625) (xy 54.425 44.313495) (xy 54.075 44.313495) (xy 53.89839 44.348625)
(xy 53.748667 44.448667) (xy 53.648625 44.59839) (xy 53.613495 44.775) (xy 53.613495 44.819) (xy 52.792445 44.819)
(xy 52.75 44.810557) (xy 52.707555 44.819) (xy 52.581832 44.844008) (xy 52.4524 44.930492) (xy 52.4524 44.748136)
(xy 52.357417 44.518826) (xy 52.181911 44.34332) (xy 51.952601 44.248337) (xy 51.704399 44.248337) (xy 51.475089 44.34332)
(xy 51.377172 44.441237) (xy 51.136505 44.441237) (xy 51.136505 44.275) (xy 51.101375 44.09839) (xy 51.001333 43.948667)
(xy 50.85161 43.848625) (xy 50.675 43.813495) (xy 50.325 43.813495) (xy 50.14839 43.848625) (xy 49.998667 43.948667)
(xy 49.898625 44.09839) (xy 49.863495 44.275) (xy 49.863495 45.225) (xy 49.898625 45.40161) (xy 49.998667 45.551333)
(xy 50.14839 45.651375) (xy 50.325 45.686505) (xy 50.675 45.686505) (xy 50.85161 45.651375) (xy 51.001333 45.551333)
(xy 51.101375 45.40161) (xy 51.120943 45.303237) (xy 51.377172 45.303237) (xy 51.471301 45.397366) (xy 51.4713 49.193327)
(xy 51.464304 49.228498) (xy 51.4713 49.263669) (xy 51.4713 49.263673) (xy 51.492026 49.367869) (xy 51.570974 49.486023)
(xy 51.600795 49.505949) (xy 53.448725 51.353881) (xy 53.311415 51.491191) (xy 47.351276 45.531052) (xy 47.428917 45.453411)
(xy 47.5239 45.224101) (xy 47.5239 44.975899) (xy 47.428917 44.746589) (xy 47.253411 44.571083) (xy 47.024101 44.4761)
(xy 46.775899 44.4761) (xy 46.546589 44.571083) (xy 46.371083 44.746589) (xy 46.2761 44.975899) (xy 46.2761 44.985733)
(xy 46.251333 44.948667) (xy 46.10161 44.848625) (xy 45.925 44.813495) (xy 45.575 44.813495) (xy 45.39839 44.848625)
(xy 45.248667 44.948667) (xy 45.148625 45.09839) (xy 45.113495 45.275) (xy 45.113495 46.225) (xy 45.148625 46.40161)
(xy 45.248667 46.551333) (xy 45.39839 46.651375) (xy 45.575 46.686505) (xy 45.925 46.686505) (xy 46.10161 46.651375)
(xy 46.251333 46.551333) (xy 46.351375 46.40161) (xy 46.386505 46.225) (xy 46.386505 46.16229) (xy 46.418168 46.155992)
(xy 46.560733 46.060733) (xy 46.584778 46.024747) (xy 46.709718 45.899807) (xy 48.657065 47.847154) (xy 48.635176 47.8428)
(xy 48.635171 47.8428) (xy 48.6 47.835804) (xy 48.564829 47.8428) (xy 48.525128 47.8428) (xy 48.353411 47.671083)
(xy 48.124101 47.5761) (xy 47.878139 47.5761) (xy 47.842445 47.569) (xy 47.842441 47.569) (xy 47.8 47.560558)
(xy 47.757559 47.569) (xy 46.636505 47.569) (xy 46.636505 47.525) (xy 46.601375 47.34839) (xy 46.501333 47.198667)
(xy 46.35161 47.098625) (xy 46.175 47.063495) (xy 45.825 47.063495) (xy 45.64839 47.098625) (xy 45.498667 47.198667)
(xy 45.398625 47.34839) (xy 45.363495 47.525) (xy 45.363495 48.475) (xy 45.398625 48.65161) (xy 45.498667 48.801333)
(xy 45.64839 48.901375) (xy 45.825 48.936505) (xy 46.175 48.936505) (xy 46.35161 48.901375) (xy 46.501333 48.801333)
(xy 46.601375 48.65161) (xy 46.636505 48.475) (xy 46.636505 48.431) (xy 47.420379 48.431) (xy 47.471083 48.553411)
(xy 47.646589 48.728917) (xy 47.875899 48.8239) (xy 48.124101 48.8239) (xy 48.353411 48.728917) (xy 48.488586 48.593742)
(xy 52.419 52.524158) (xy 52.419 54.283606) (xy 50.701303 56.001303) (xy 50.64039 56.092466) (xy 50.619 56.2)
(xy 50.619 59.9) (xy 50.64039 60.007534) (xy 50.701303 60.098697) (xy 50.792466 60.15961) (xy 50.9 60.181)
(xy 51.299668 60.181) (xy 51.321412 60.233495) (xy 51.075 60.233495) (xy 50.965359 60.255304) (xy 50.87241 60.31741)
(xy 50.810304 60.410359) (xy 50.788495 60.52) (xy 50.788495 62.033339) (xy 50.1072 61.352044) (xy 50.1072 57.375128)
(xy 50.228917 57.253411) (xy 50.3239 57.024101) (xy 50.3239 56.775899) (xy 50.228917 56.546589) (xy 50.053411 56.371083)
(xy 49.824101 56.2761) (xy 49.575899 56.2761) (xy 49.346589 56.371083) (xy 49.171083 56.546589) (xy 49.0761 56.775899)
(xy 49.0761 56.779021) (xy 48.905337 56.779021) (xy 48.676027 56.874004) (xy 48.500521 57.04951) (xy 48.405538 57.27882)
(xy 48.405538 57.527022) (xy 48.500521 57.756332) (xy 48.676027 57.931838) (xy 48.905337 58.026821) (xy 49.087991 58.026821)
(xy 49.08799 61.664829) (xy 49.080994 61.7) (xy 49.08799 61.735171) (xy 49.08799 61.735175) (xy 49.108716 61.839371)
(xy 49.187664 61.957525) (xy 49.217485 61.977451) (xy 52.022548 64.782515) (xy 52.042474 64.812336) (xy 52.160628 64.891284)
(xy 52.264824 64.91201) (xy 52.264828 64.91201) (xy 52.299999 64.919006) (xy 52.33517 64.91201) (xy 63.706854 64.91201)
(xy 64.5761 65.781257) (xy 64.5761 66.024101) (xy 64.671083 66.253411) (xy 64.846589 66.428917) (xy 65.075899 66.5239)
(xy 65.324101 66.5239) (xy 65.553411 66.428917) (xy 65.728917 66.253411) (xy 65.8239 66.024101) (xy 65.8239 65.781257)
(xy 65.831204 65.773952) (xy 65.861025 65.754027) (xy 65.939973 65.635873) (xy 65.960699 65.531677) (xy 65.960699 65.531673)
(xy 65.967695 65.496501) (xy 65.960699 65.461329) (xy 65.960699 65.319457) (xy 68.5428 62.737356) (xy 68.542801 65.511734)
(xy 67.466236 65.511734) (xy 67.431065 65.504738) (xy 67.395894 65.511734) (xy 67.39589 65.511734) (xy 67.291694 65.53246)
(xy 67.17354 65.611408) (xy 67.153615 65.641228) (xy 66.618744 66.1761) (xy 66.375899 66.1761) (xy 66.146589 66.271083)
(xy 65.971083 66.446589) (xy 65.8761 66.675899) (xy 65.8761 66.924101) (xy 65.971083 67.153411) (xy 66.146589 67.328917)
(xy 66.301684 67.393159) (xy 65.917774 67.77707) (xy 65.887953 67.796996) (xy 65.809005 67.91515) (xy 65.788279 68.019346)
(xy 65.788279 68.01935) (xy 65.781283 68.054521) (xy 65.788279 68.089692) (xy 65.78828 71.006563) (xy 65.618743 71.1761)
(xy 65.375899 71.1761) (xy 65.146589 71.271083) (xy 64.971083 71.446589) (xy 64.8761 71.675899) (xy 64.8761 71.924101)
(xy 64.971083 72.153411) (xy 65.146589 72.328917) (xy 65.375899 72.4239) (xy 65.624101 72.4239) (xy 65.853411 72.328917)
(xy 65.989395 72.192934) (xy 66.096878 72.300417) (xy 66.326188 72.3954) (xy 66.57439 72.3954) (xy 66.8037 72.300417)
(xy 66.979206 72.124911) (xy 67.074189 71.895601) (xy 67.074189 71.823192) (xy 67.075899 71.8239) (xy 67.324101 71.8239)
(xy 67.553411 71.728917) (xy 67.728917 71.553411) (xy 67.8239 71.324101) (xy 67.8239 71.081256) (xy 68.171485 70.733671)
(xy 68.221083 70.853411) (xy 68.396589 71.028917) (xy 68.625899 71.1239) (xy 68.874101 71.1239) (xy 69.103411 71.028917)
(xy 69.278917 70.853411) (xy 69.3739 70.624101) (xy 69.3739 70.375899) (xy 69.278917 70.146589) (xy 69.1072 69.974872)
(xy 69.1072 69.941154) (xy 71.071299 67.977056) (xy 71.0713 69.393323) (xy 71.064303 69.428499) (xy 71.092026 69.567871)
(xy 71.144624 69.646589) (xy 71.170974 69.686025) (xy 71.200794 69.70595) (xy 71.3761 69.881257) (xy 71.3761 70.124101)
(xy 71.471083 70.353411) (xy 71.646589 70.528917) (xy 71.875899 70.6239) (xy 72.124101 70.6239) (xy 72.353411 70.528917)
(xy 72.433446 70.448882) (xy 72.520633 70.579367) (xy 72.544 70.59498) (xy 72.544 70.90502) (xy 72.520633 70.920633)
(xy 72.404334 71.094688) (xy 72.369661 71.269) (xy 72.132931 71.269) (xy 71.934287 71.308513) (xy 71.709027 71.459027)
(xy 71.558513 71.684287) (xy 71.505659 71.95) (xy 71.558513 72.215713) (xy 71.709027 72.440973) (xy 71.934287 72.591487)
(xy 72.132931 72.631) (xy 72.597908 72.631) (xy 72.694688 72.695666) (xy 72.899999 72.736505) (xy 73.550001 72.736505)
(xy 73.755312 72.695666) (xy 73.929367 72.579367) (xy 74.045666 72.405312) (xy 74.086505 72.200001) (xy 74.086505 71.299999)
(xy 74.045666 71.094688) (xy 73.929367 70.920633) (xy 73.906 70.90502) (xy 73.906 70.59498) (xy 73.929367 70.579367)
(xy 74.045666 70.405312) (xy 74.086505 70.200001) (xy 74.086505 69.299999) (xy 74.045666 69.094688) (xy 73.929367 68.920633)
(xy 73.906 68.90502) (xy 73.906 68.59498) (xy 73.929367 68.579367) (xy 74.045666 68.405312) (xy 74.086505 68.200001)
(xy 74.086505 67.299999) (xy 74.045666 67.094688) (xy 74.042451 67.089877) (xy 74.178917 66.953411) (xy 74.2739 66.724101)
(xy 74.2739 66.475899) (xy 74.178917 66.246589) (xy 74.003411 66.071083) (xy 73.905638 66.030584) (xy 75.477708 64.458515)
(xy 75.507525 64.438592) (xy 75.527449 64.408774) (xy 75.527451 64.408772) (xy 75.57175 64.342474) (xy 75.586474 64.320438)
(xy 75.6072 64.216242) (xy 75.6072 64.216238) (xy 75.614196 64.181067) (xy 75.6072 64.145896) (xy 75.6072 63.987572)
(xy 75.634939 63.946058) (xy 75.661505 63.8125) (xy 75.661505 63.086505) (xy 75.838495 63.086505) (xy 75.838495 63.8125)
(xy 75.865061 63.946058) (xy 75.8928 63.987573) (xy 75.892801 73.872009) (xy 75.85 73.863495) (xy 74.15 73.863495)
(xy 74.040359 73.885304) (xy 73.94741 73.94741) (xy 73.885304 74.040359) (xy 73.863495 74.15) (xy 73.863495 75.719)
(xy 73.339821 75.719) (xy 73.525378 75.441294) (xy 73.613157 75) (xy 73.525378 74.558706) (xy 73.275405 74.184595)
(xy 72.901294 73.934622) (xy 72.571391 73.869) (xy 72.348609 73.869) (xy 72.018706 73.934622) (xy 71.644595 74.184595)
(xy 71.394622 74.558706) (xy 71.306843 75) (xy 71.394622 75.441294) (xy 71.580179 75.719) (xy 71 75.719)
(xy 70.892466 75.74039) (xy 70.801303 75.801303) (xy 70.74039 75.892466) (xy 70.730378 75.9428) (xy 70.544745 75.9428)
(xy 70.735405 75.815405) (xy 70.985378 75.441294) (xy 71.073157 75) (xy 70.985378 74.558706) (xy 70.735405 74.184595)
(xy 70.361294 73.934622) (xy 70.031391 73.869) (xy 69.808609 73.869) (xy 69.478706 73.934622) (xy 69.104595 74.184595)
(xy 68.854622 74.558706) (xy 68.766843 75) (xy 68.854622 75.441294) (xy 69.104595 75.815405) (xy 69.295255 75.9428)
(xy 68.004745 75.9428) (xy 68.195405 75.815405) (xy 68.445378 75.441294) (xy 68.533157 75) (xy 68.445378 74.558706)
(xy 68.195405 74.184595) (xy 67.821294 73.934622) (xy 67.491391 73.869) (xy 67.268609 73.869) (xy 66.938706 73.934622)
(xy 66.564595 74.184595) (xy 66.314622 74.558706) (xy 66.226843 75) (xy 66.314622 75.441294) (xy 66.564595 75.815405)
(xy 66.755255 75.9428) (xy 65.464745 75.9428) (xy 65.655405 75.815405) (xy 65.905378 75.441294) (xy 65.993157 75)
(xy 65.905378 74.558706) (xy 65.655405 74.184595) (xy 65.281294 73.934622) (xy 64.951391 73.869) (xy 64.728609 73.869)
(xy 64.398706 73.934622) (xy 64.024595 74.184595) (xy 63.774622 74.558706) (xy 63.686843 75) (xy 63.774622 75.441294)
(xy 64.024595 75.815405) (xy 64.215255 75.9428) (xy 63.575172 75.9428) (xy 63.54 75.935804) (xy 63.504827 75.9428)
(xy 63.504824 75.9428) (xy 63.424057 75.958866) (xy 63.400627 75.963526) (xy 63.325844 76.013495) (xy 63.282474 76.042474)
(xy 63.262549 76.072294) (xy 63.150895 76.183948) (xy 62.812586 76.522258) (xy 62.741294 76.474622) (xy 62.411391 76.409)
(xy 62.188609 76.409) (xy 61.858706 76.474622) (xy 61.484595 76.724595) (xy 61.234622 77.098706) (xy 61.146843 77.54)
(xy 61.234622 77.981294) (xy 61.484595 78.355405) (xy 61.858706 78.605378) (xy 62.188609 78.671) (xy 62.411391 78.671)
(xy 62.741294 78.605378) (xy 63.115405 78.355405) (xy 63.365378 77.981294) (xy 63.453157 77.54) (xy 63.365378 77.098706)
(xy 63.317742 77.027414) (xy 63.656052 76.689105) (xy 63.687957 76.6572) (xy 64.125459 76.6572) (xy 64.024595 76.724595)
(xy 63.774622 77.098706) (xy 63.686843 77.54) (xy 63.774622 77.981294) (xy 64.024595 78.355405) (xy 64.398706 78.605378)
(xy 64.728609 78.671) (xy 64.951391 78.671) (xy 65.281294 78.605378) (xy 65.655405 78.355405) (xy 65.905378 77.981294)
(xy 65.993157 77.54) (xy 65.905378 77.098706) (xy 65.655405 76.724595) (xy 65.554541 76.6572) (xy 66.665459 76.6572)
(xy 66.564595 76.724595) (xy 66.314622 77.098706) (xy 66.226843 77.54) (xy 66.314622 77.981294) (xy 66.564595 78.355405)
(xy 66.938706 78.605378) (xy 67.268609 78.671) (xy 67.491391 78.671) (xy 67.821294 78.605378) (xy 68.195405 78.355405)
(xy 68.445378 77.981294) (xy 68.533157 77.54) (xy 68.445378 77.098706) (xy 68.195405 76.724595) (xy 68.094541 76.6572)
(xy 69.205459 76.6572) (xy 69.104595 76.724595) (xy 68.854622 77.098706) (xy 68.766843 77.54) (xy 68.854622 77.981294)
(xy 69.104595 78.355405) (xy 69.478706 78.605378) (xy 69.808609 78.671) (xy 70.031391 78.671) (xy 70.361294 78.605378)
(xy 70.719 78.366366) (xy 70.719 79.644) (xy 25.356 79.644) (xy 25.356 77.54) (xy 25.586843 77.54)
(xy 25.674622 77.981294) (xy 25.924595 78.355405) (xy 26.298706 78.605378) (xy 26.628609 78.671) (xy 26.851391 78.671)
(xy 27.181294 78.605378) (xy 27.555405 78.355405) (xy 27.805378 77.981294) (xy 27.893157 77.54) (xy 28.126843 77.54)
(xy 28.214622 77.981294) (xy 28.464595 78.355405) (xy 28.838706 78.605378) (xy 29.168609 78.671) (xy 29.391391 78.671)
(xy 29.721294 78.605378) (xy 30.095405 78.355405) (xy 30.345378 77.981294) (xy 30.433157 77.54) (xy 30.666843 77.54)
(xy 30.754622 77.981294) (xy 31.004595 78.355405) (xy 31.378706 78.605378) (xy 31.708609 78.671) (xy 31.931391 78.671)
(xy 32.261294 78.605378) (xy 32.635405 78.355405) (xy 32.885378 77.981294) (xy 32.973157 77.54) (xy 33.206843 77.54)
(xy 33.294622 77.981294) (xy 33.544595 78.355405) (xy 33.918706 78.605378) (xy 34.248609 78.671) (xy 34.471391 78.671)
(xy 34.801294 78.605378) (xy 35.175405 78.355405) (xy 35.425378 77.981294) (xy 35.513157 77.54) (xy 35.746843 77.54)
(xy 35.834622 77.981294) (xy 36.084595 78.355405) (xy 36.458706 78.605378) (xy 36.788609 78.671) (xy 37.011391 78.671)
(xy 37.341294 78.605378) (xy 37.715405 78.355405) (xy 37.965378 77.981294) (xy 38.053157 77.54) (xy 38.286843 77.54)
(xy 38.374622 77.981294) (xy 38.624595 78.355405) (xy 38.998706 78.605378) (xy 39.328609 78.671) (xy 39.551391 78.671)
(xy 39.881294 78.605378) (xy 40.255405 78.355405) (xy 40.505378 77.981294) (xy 40.593157 77.54) (xy 40.826843 77.54)
(xy 40.914622 77.981294) (xy 41.164595 78.355405) (xy 41.538706 78.605378) (xy 41.868609 78.671) (xy 42.091391 78.671)
(xy 42.421294 78.605378) (xy 42.795405 78.355405) (xy 43.045378 77.981294) (xy 43.133157 77.54) (xy 43.045378 77.098706)
(xy 42.795405 76.724595) (xy 42.421294 76.474622) (xy 42.091391 76.409) (xy 41.868609 76.409) (xy 41.538706 76.474622)
(xy 41.164595 76.724595) (xy 40.914622 77.098706) (xy 40.826843 77.54) (xy 40.593157 77.54) (xy 40.505378 77.098706)
(xy 40.255405 76.724595) (xy 39.881294 76.474622) (xy 39.551391 76.409) (xy 39.328609 76.409) (xy 38.998706 76.474622)
(xy 38.624595 76.724595) (xy 38.374622 77.098706) (xy 38.286843 77.54) (xy 38.053157 77.54) (xy 37.965378 77.098706)
(xy 37.715405 76.724595) (xy 37.341294 76.474622) (xy 37.011391 76.409) (xy 36.788609 76.409) (xy 36.458706 76.474622)
(xy 36.084595 76.724595) (xy 35.834622 77.098706) (xy 35.746843 77.54) (xy 35.513157 77.54) (xy 35.425378 77.098706)
(xy 35.175405 76.724595) (xy 34.801294 76.474622) (xy 34.471391 76.409) (xy 34.248609 76.409) (xy 33.918706 76.474622)
(xy 33.544595 76.724595) (xy 33.294622 77.098706) (xy 33.206843 77.54) (xy 32.973157 77.54) (xy 32.885378 77.098706)
(xy 32.635405 76.724595) (xy 32.261294 76.474622) (xy 31.931391 76.409) (xy 31.708609 76.409) (xy 31.378706 76.474622)
(xy 31.004595 76.724595) (xy 30.754622 77.098706) (xy 30.666843 77.54) (xy 30.433157 77.54) (xy 30.345378 77.098706)
(xy 30.095405 76.724595) (xy 29.721294 76.474622) (xy 29.391391 76.409) (xy 29.168609 76.409) (xy 28.838706 76.474622)
(xy 28.464595 76.724595) (xy 28.214622 77.098706) (xy 28.126843 77.54) (xy 27.893157 77.54) (xy 27.805378 77.098706)
(xy 27.555405 76.724595) (xy 27.181294 76.474622) (xy 26.851391 76.409) (xy 26.628609 76.409) (xy 26.298706 76.474622)
(xy 25.924595 76.724595) (xy 25.674622 77.098706) (xy 25.586843 77.54) (xy 25.356 77.54) (xy 25.356 75)
(xy 25.586843 75) (xy 25.674622 75.441294) (xy 25.924595 75.815405) (xy 26.298706 76.065378) (xy 26.628609 76.131)
(xy 26.851391 76.131) (xy 27.181294 76.065378) (xy 27.555405 75.815405) (xy 27.805378 75.441294) (xy 27.893157 75)
(xy 28.126843 75) (xy 28.214622 75.441294) (xy 28.464595 75.815405) (xy 28.838706 76.065378) (xy 29.168609 76.131)
(xy 29.391391 76.131) (xy 29.721294 76.065378) (xy 30.095405 75.815405) (xy 30.345378 75.441294) (xy 30.433157 75)
(xy 30.666843 75) (xy 30.754622 75.441294) (xy 31.004595 75.815405) (xy 31.378706 76.065378) (xy 31.708609 76.131)
(xy 31.931391 76.131) (xy 32.261294 76.065378) (xy 32.635405 75.815405) (xy 32.885378 75.441294) (xy 32.973157 75)
(xy 33.206843 75) (xy 33.294622 75.441294) (xy 33.544595 75.815405) (xy 33.918706 76.065378) (xy 34.248609 76.131)
(xy 34.471391 76.131) (xy 34.801294 76.065378) (xy 35.175405 75.815405) (xy 35.425378 75.441294) (xy 35.513157 75)
(xy 35.746843 75) (xy 35.834622 75.441294) (xy 36.084595 75.815405) (xy 36.458706 76.065378) (xy 36.788609 76.131)
(xy 37.011391 76.131) (xy 37.341294 76.065378) (xy 37.715405 75.815405) (xy 37.965378 75.441294) (xy 38.053157 75)
(xy 38.286843 75) (xy 38.374622 75.441294) (xy 38.624595 75.815405) (xy 38.998706 76.065378) (xy 39.328609 76.131)
(xy 39.551391 76.131) (xy 39.881294 76.065378) (xy 40.255405 75.815405) (xy 40.505378 75.441294) (xy 40.593157 75)
(xy 40.505378 74.558706) (xy 40.255405 74.184595) (xy 39.881294 73.934622) (xy 39.551391 73.869) (xy 39.328609 73.869)
(xy 38.998706 73.934622) (xy 38.624595 74.184595) (xy 38.374622 74.558706) (xy 38.286843 75) (xy 38.053157 75)
(xy 37.965378 74.558706) (xy 37.715405 74.184595) (xy 37.341294 73.934622) (xy 37.011391 73.869) (xy 36.788609 73.869)
(xy 36.458706 73.934622) (xy 36.084595 74.184595) (xy 35.834622 74.558706) (xy 35.746843 75) (xy 35.513157 75)
(xy 35.425378 74.558706) (xy 35.175405 74.184595) (xy 34.801294 73.934622) (xy 34.471391 73.869) (xy 34.248609 73.869)
(xy 33.918706 73.934622) (xy 33.544595 74.184595) (xy 33.294622 74.558706) (xy 33.206843 75) (xy 32.973157 75)
(xy 32.885378 74.558706) (xy 32.635405 74.184595) (xy 32.261294 73.934622) (xy 31.931391 73.869) (xy 31.708609 73.869)
(xy 31.378706 73.934622) (xy 31.004595 74.184595) (xy 30.754622 74.558706) (xy 30.666843 75) (xy 30.433157 75)
(xy 30.345378 74.558706) (xy 30.095405 74.184595) (xy 29.721294 73.934622) (xy 29.391391 73.869) (xy 29.168609 73.869)
(xy 28.838706 73.934622) (xy 28.464595 74.184595) (xy 28.214622 74.558706) (xy 28.126843 75) (xy 27.893157 75)
(xy 27.805378 74.558706) (xy 27.555405 74.184595) (xy 27.181294 73.934622) (xy 26.851391 73.869) (xy 26.628609 73.869)
(xy 26.298706 73.934622) (xy 25.924595 74.184595) (xy 25.674622 74.558706) (xy 25.586843 75) (xy 25.356 75)
(xy 25.356 63.25) (xy 28.05566 63.25) (xy 28.108513 63.515712) (xy 28.259027 63.740973) (xy 28.484288 63.891487)
(xy 28.75 63.94434) (xy 29.015712 63.891487) (xy 29.031407 63.881) (xy 29.313495 63.881) (xy 29.313495 64)
(xy 29.335304 64.109641) (xy 29.39741 64.20259) (xy 29.490359 64.264696) (xy 29.6 64.286505) (xy 30.6 64.286505)
(xy 30.709641 64.264696) (xy 30.80259 64.20259) (xy 30.864696 64.109641) (xy 30.886505 64) (xy 30.886505 62.4)
(xy 30.864696 62.290359) (xy 30.80259 62.19741) (xy 30.781 62.182984) (xy 30.781 57.817016) (xy 30.80259 57.80259)
(xy 30.864696 57.709641) (xy 30.886505 57.6) (xy 30.886505 56) (xy 33.113495 56) (xy 33.113495 57.6)
(xy 33.135304 57.709641) (xy 33.19741 57.80259) (xy 33.219 57.817016) (xy 33.219001 62.182984) (xy 33.19741 62.19741)
(xy 33.135304 62.290359) (xy 33.113495 62.4) (xy 33.113495 64) (xy 33.135304 64.109641) (xy 33.19741 64.20259)
(xy 33.290359 64.264696) (xy 33.4 64.286505) (xy 34.4 64.286505) (xy 34.509641 64.264696) (xy 34.60259 64.20259)
(xy 34.664696 64.109641) (xy 34.686505 64) (xy 34.686505 62.4) (xy 34.664696 62.290359) (xy 34.60259 62.19741)
(xy 34.581 62.182984) (xy 34.581 61.519999) (xy 37.763495 61.519999) (xy 37.763495 62.170001) (xy 37.804334 62.375312)
(xy 37.920633 62.549367) (xy 38.094688 62.665666) (xy 38.299999 62.706505) (xy 39.106349 62.706505) (xy 39.8928 63.492957)
(xy 39.892801 64.508495) (xy 38.5 64.508495) (xy 38.390359 64.530304) (xy 38.29741 64.59241) (xy 38.235304 64.685359)
(xy 38.213495 64.795) (xy 38.213495 65.176349) (xy 38.043694 65.34615) (xy 38.013873 65.366076) (xy 37.934925 65.48423)
(xy 37.914199 65.588426) (xy 37.914199 65.58843) (xy 37.907203 65.623601) (xy 37.914199 65.658772) (xy 37.9142 66.812705)
(xy 37.907203 66.847881) (xy 37.934926 66.987253) (xy 37.988257 67.067068) (xy 38.013874 67.105407) (xy 38.043694 67.125332)
(xy 38.220109 67.301748) (xy 38.213495 67.335) (xy 38.213495 67.935) (xy 38.235304 68.044641) (xy 38.29741 68.13759)
(xy 38.390359 68.199696) (xy 38.5 68.221505) (xy 38.540477 68.221505) (xy 38.527934 68.224) (xy 38.527931 68.224)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(xy 38.329287 68.263513) (xy 38.104027 68.414027) (xy 38.066033 68.470889) (xy 37.971036 68.565886) (xy 37.858513 68.734288)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(xy 37.80566 69) (xy 37.858513 69.265712) (xy 38.009027 69.490973) (xy 38.234288 69.641487) (xy 38.5 69.69434)
(xy 38.765712 69.641487) (xy 38.848754 69.586) (xy 40.417069 69.586) (xy 40.615713 69.546487) (xy 40.840973 69.395973)
(xy 40.991487 69.170713) (xy 41.044341 68.905) (xy 40.991487 68.639287) (xy 40.840973 68.414027) (xy 40.615713 68.263513)
(xy 40.417069 68.224) (xy 38.662064 68.224) (xy 38.649521 68.221505) (xy 40.5 68.221505) (xy 40.609641 68.199696)
(xy 40.70259 68.13759) (xy 40.740579 68.080735) (xy 41.887551 69.227709) (xy 41.907474 69.257526) (xy 41.937291 69.277449)
(xy 41.937294 69.277452) (xy 41.94051 69.279601) (xy 41.971083 69.353411) (xy 42.146589 69.528917) (xy 42.375899 69.6239)
(xy 42.624101 69.6239) (xy 42.853411 69.528917) (xy 42.942801 69.439527) (xy 42.9428 74.405188) (xy 42.795405 74.184595)
(xy 42.421294 73.934622) (xy 42.091391 73.869) (xy 41.868609 73.869) (xy 41.538706 73.934622) (xy 41.164595 74.184595)
(xy 40.914622 74.558706) (xy 40.826843 75) (xy 40.914622 75.441294) (xy 41.164595 75.815405) (xy 41.538706 76.065378)
(xy 41.868609 76.131) (xy 42.091391 76.131) (xy 42.421294 76.065378) (xy 42.795405 75.815405) (xy 42.9428 75.594813)
(xy 42.9428 75.964829) (xy 42.935804 76) (xy 42.9428 76.035171) (xy 42.9428 76.035175) (xy 42.963526 76.139371)
(xy 43.042474 76.257525) (xy 43.072295 76.277451) (xy 43.222547 76.427703) (xy 43.242474 76.457526) (xy 43.360628 76.536474)
(xy 43.464824 76.5572) (xy 43.464828 76.5572) (xy 43.5 76.564196) (xy 43.535172 76.5572) (xy 43.955119 76.5572)
(xy 43.704595 76.724595) (xy 43.454622 77.098706) (xy 43.366843 77.54) (xy 43.454622 77.981294) (xy 43.704595 78.355405)
(xy 44.078706 78.605378) (xy 44.408609 78.671) (xy 44.631391 78.671) (xy 44.961294 78.605378) (xy 45.335405 78.355405)
(xy 45.585378 77.981294) (xy 45.673157 77.54) (xy 45.585378 77.098706) (xy 45.335405 76.724595) (xy 45.084881 76.5572)
(xy 45.252044 76.5572) (xy 45.61255 76.917706) (xy 45.632475 76.947527) (xy 45.750629 77.026475) (xy 45.854825 77.047201)
(xy 45.854829 77.047201) (xy 45.89 77.054197) (xy 45.925171 77.047201) (xy 46.029037 77.047201) (xy 45.994622 77.098706)
(xy 45.906843 77.54) (xy 45.994622 77.981294) (xy 46.244595 78.355405) (xy 46.618706 78.605378) (xy 46.948609 78.671)
(xy 47.171391 78.671) (xy 47.501294 78.605378) (xy 47.875405 78.355405) (xy 48.125378 77.981294) (xy 48.213157 77.54)
(xy 48.125378 77.098706) (xy 47.875405 76.724595) (xy 47.699711 76.6072) (xy 48.314829 76.6072) (xy 48.35 76.614196)
(xy 48.385171 76.6072) (xy 48.385176 76.6072) (xy 48.489372 76.586474) (xy 48.607526 76.507526) (xy 48.627453 76.477703)
(xy 49.087414 76.017742) (xy 49.158706 76.065378) (xy 49.488609 76.131) (xy 49.711391 76.131) (xy 50.041294 76.065378)
(xy 50.415405 75.815405) (xy 50.665378 75.441294) (xy 50.753157 75) (xy 50.665378 74.558706) (xy 50.415405 74.184595)
(xy 50.041294 73.934622) (xy 49.711391 73.869) (xy 49.488609 73.869) (xy 49.158706 73.934622) (xy 48.784595 74.184595)
(xy 48.534622 74.558706) (xy 48.446843 75) (xy 48.534622 75.441294) (xy 48.582258 75.512586) (xy 48.202044 75.8928)
(xy 47.759575 75.8928) (xy 47.875405 75.815405) (xy 48.125378 75.441294) (xy 48.213157 75) (xy 48.125378 74.558706)
(xy 47.875405 74.184595) (xy 47.501294 73.934622) (xy 47.171391 73.869) (xy 46.948609 73.869) (xy 46.618706 73.934622)
(xy 46.547414 73.982258) (xy 46.487454 73.922298) (xy 46.487452 73.922295) (xy 45.028599 72.463443) (xy 45.028599 67.9922)
(xy 45.331835 67.9922) (xy 45.335304 68.009641) (xy 45.39741 68.10259) (xy 45.490359 68.164696) (xy 45.6 68.186505)
(xy 47.6 68.186505) (xy 47.709641 68.164696) (xy 47.791946 68.109702) (xy 48.230044 68.5478) (xy 47.876122 68.5478)
(xy 47.864696 68.490359) (xy 47.80259 68.39741) (xy 47.709641 68.335304) (xy 47.6 68.313495) (xy 45.6 68.313495)
(xy 45.490359 68.335304) (xy 45.39741 68.39741) (xy 45.335304 68.490359) (xy 45.313495 68.6) (xy 45.313495 68.765784)
(xy 45.285803 68.905) (xy 45.313495 69.044216) (xy 45.313495 69.2) (xy 45.335304 69.309641) (xy 45.39741 69.40259)
(xy 45.490359 69.464696) (xy 45.6 69.486505) (xy 47.6 69.486505) (xy 47.709641 69.464696) (xy 47.80259 69.40259)
(xy 47.864696 69.309641) (xy 47.874133 69.2622) (xy 48.507044 69.2622) (xy 50.022294 70.777451) (xy 50.022297 70.777453)
(xy 50.331258 71.086414) (xy 50.171083 71.246589) (xy 50.0761 71.475899) (xy 50.0761 71.724101) (xy 50.171083 71.953411)
(xy 50.346589 72.128917) (xy 50.575899 72.2239) (xy 50.824101 72.2239) (xy 51.053411 72.128917) (xy 51.213586 71.968742)
(xy 52.52539 73.280547) (xy 52.525391 73.923502) (xy 52.251391 73.869) (xy 52.028609 73.869) (xy 51.698706 73.934622)
(xy 51.324595 74.184595) (xy 51.074622 74.558706) (xy 50.986843 75) (xy 51.074622 75.441294) (xy 51.324595 75.815405)
(xy 51.365595 75.8428) (xy 50.97517 75.8428) (xy 50.939999 75.835804) (xy 50.904828 75.8428) (xy 50.904824 75.8428)
(xy 50.800628 75.863526) (xy 50.682474 75.942474) (xy 50.662549 75.972294) (xy 50.450896 76.183948) (xy 50.450895 76.183948)
(xy 50.112586 76.522258) (xy 50.041294 76.474622) (xy 49.711391 76.409) (xy 49.488609 76.409) (xy 49.158706 76.474622)
(xy 48.784595 76.724595) (xy 48.534622 77.098706) (xy 48.446843 77.54) (xy 48.534622 77.981294) (xy 48.784595 78.355405)
(xy 49.158706 78.605378) (xy 49.488609 78.671) (xy 49.711391 78.671) (xy 50.041294 78.605378) (xy 50.415405 78.355405)
(xy 50.665378 77.981294) (xy 50.753157 77.54) (xy 50.665378 77.098706) (xy 50.617742 77.027414) (xy 50.956052 76.689105)
(xy 50.956052 76.689104) (xy 51.087957 76.5572) (xy 51.575119 76.5572) (xy 51.324595 76.724595) (xy 51.074622 77.098706)
(xy 50.986843 77.54) (xy 51.074622 77.981294) (xy 51.324595 78.355405) (xy 51.698706 78.605378) (xy 52.028609 78.671)
(xy 52.251391 78.671) (xy 52.581294 78.605378) (xy 52.955405 78.355405) (xy 53.205378 77.981294) (xy 53.293157 77.54)
(xy 53.205378 77.098706) (xy 52.955405 76.724595) (xy 52.704881 76.5572) (xy 52.864829 76.5572) (xy 52.9 76.564196)
(xy 52.935171 76.5572) (xy 52.935176 76.5572) (xy 53.039372 76.536474) (xy 53.157526 76.457526) (xy 53.177453 76.427703)
(xy 53.527705 76.077452) (xy 53.557526 76.057526) (xy 53.636474 75.939372) (xy 53.6572 75.835176) (xy 53.6572 75.835172)
(xy 53.664196 75.800001) (xy 53.6572 75.76483) (xy 53.6572 75.505016) (xy 53.864595 75.815405) (xy 54.238706 76.065378)
(xy 54.568609 76.131) (xy 54.791391 76.131) (xy 55.121294 76.065378) (xy 55.495405 75.815405) (xy 55.5428 75.744473)
(xy 55.5428 76.172042) (xy 55.192585 76.522257) (xy 55.121294 76.474622) (xy 54.791391 76.409) (xy 54.568609 76.409)
(xy 54.238706 76.474622) (xy 53.864595 76.724595) (xy 53.614622 77.098706) (xy 53.526843 77.54) (xy 53.614622 77.981294)
(xy 53.864595 78.355405) (xy 54.238706 78.605378) (xy 54.568609 78.671) (xy 54.791391 78.671) (xy 55.121294 78.605378)
(xy 55.495405 78.355405) (xy 55.745378 77.981294) (xy 55.833157 77.54) (xy 56.066843 77.54) (xy 56.154622 77.981294)
(xy 56.404595 78.355405) (xy 56.778706 78.605378) (xy 57.108609 78.671) (xy 57.331391 78.671) (xy 57.661294 78.605378)
(xy 58.035405 78.355405) (xy 58.285378 77.981294) (xy 58.373157 77.54) (xy 58.606843 77.54) (xy 58.694622 77.981294)
(xy 58.944595 78.355405) (xy 59.318706 78.605378) (xy 59.648609 78.671) (xy 59.871391 78.671) (xy 60.201294 78.605378)
(xy 60.575405 78.355405) (xy 60.825378 77.981294) (xy 60.913157 77.54) (xy 60.825378 77.098706) (xy 60.575405 76.724595)
(xy 60.201294 76.474622) (xy 59.871391 76.409) (xy 59.648609 76.409) (xy 59.318706 76.474622) (xy 58.944595 76.724595)
(xy 58.694622 77.098706) (xy 58.606843 77.54) (xy 58.373157 77.54) (xy 58.285378 77.098706) (xy 58.035405 76.724595)
(xy 57.661294 76.474622) (xy 57.331391 76.409) (xy 57.108609 76.409) (xy 56.778706 76.474622) (xy 56.404595 76.724595)
(xy 56.154622 77.098706) (xy 56.066843 77.54) (xy 55.833157 77.54) (xy 55.745378 77.098706) (xy 55.697743 77.027415)
(xy 56.127711 76.597447) (xy 56.157525 76.577526) (xy 56.177447 76.547711) (xy 56.177452 76.547706) (xy 56.236474 76.459372)
(xy 56.264197 76.32) (xy 56.2572 76.284824) (xy 56.2572 75.594813) (xy 56.404595 75.815405) (xy 56.778706 76.065378)
(xy 57.108609 76.131) (xy 57.331391 76.131) (xy 57.661294 76.065378) (xy 58.035405 75.815405) (xy 58.285378 75.441294)
(xy 58.373157 75) (xy 58.285378 74.558706) (xy 58.035405 74.184595) (xy 57.661294 73.934622) (xy 57.331391 73.869)
(xy 57.108609 73.869) (xy 56.778706 73.934622) (xy 56.404595 74.184595) (xy 56.2572 74.405187) (xy 56.2572 74.13517)
(xy 56.264196 74.099999) (xy 56.2572 74.064828) (xy 56.2572 74.064824) (xy 56.236474 73.960628) (xy 56.167755 73.857782)
(xy 56.199999 73.864196) (xy 56.23517 73.8572) (xy 57.752044 73.8572) (xy 58.272549 74.377706) (xy 58.292475 74.407527)
(xy 58.410629 74.486475) (xy 58.514825 74.507201) (xy 58.514829 74.507201) (xy 58.55 74.514197) (xy 58.585171 74.507201)
(xy 58.729037 74.507201) (xy 58.694622 74.558706) (xy 58.606843 75) (xy 58.694622 75.441294) (xy 58.944595 75.815405)
(xy 59.318706 76.065378) (xy 59.648609 76.131) (xy 59.871391 76.131) (xy 60.201294 76.065378) (xy 60.575405 75.815405)
(xy 60.825378 75.441294) (xy 60.913157 75) (xy 61.146843 75) (xy 61.234622 75.441294) (xy 61.484595 75.815405)
(xy 61.858706 76.065378) (xy 62.188609 76.131) (xy 62.411391 76.131) (xy 62.741294 76.065378) (xy 63.115405 75.815405)
(xy 63.365378 75.441294) (xy 63.453157 75) (xy 63.365378 74.558706) (xy 63.115405 74.184595) (xy 62.741294 73.934622)
(xy 62.411391 73.869) (xy 62.188609 73.869) (xy 61.858706 73.934622) (xy 61.484595 74.184595) (xy 61.234622 74.558706)
(xy 61.146843 75) (xy 60.913157 75) (xy 60.825378 74.558706) (xy 60.575405 74.184595) (xy 60.201294 73.934622)
(xy 59.871391 73.869) (xy 59.648609 73.869) (xy 59.318706 73.934622) (xy 59.247414 73.982258) (xy 59.187454 73.922298)
(xy 59.167527 73.892475) (xy 59.049373 73.813527) (xy 58.945177 73.792801) (xy 58.945172 73.792801) (xy 58.910001 73.785805)
(xy 58.87483 73.792801) (xy 58.697958 73.792801) (xy 58.177453 73.272297) (xy 58.157526 73.242474) (xy 58.039372 73.163526)
(xy 57.935176 73.1428) (xy 57.935171 73.1428) (xy 57.9 73.135804) (xy 57.864829 73.1428) (xy 56.254547 73.1428)
(xy 56.230366 73.13799) (xy 56.230361 73.13799) (xy 56.19519 73.130994) (xy 56.160019 73.13799) (xy 54.69268 73.13799)
(xy 51.468508 69.91382) (xy 51.628917 69.753411) (xy 51.7239 69.524101) (xy 51.7239 69.275899) (xy 51.628917 69.046589)
(xy 51.453411 68.871083) (xy 51.224101 68.7761) (xy 50.975899 68.7761) (xy 50.746589 68.871083) (xy 50.571083 69.046589)
(xy 50.4761 69.275899) (xy 50.4761 69.352478) (xy 48.575666 67.452044) (xy 48.575666 66.307154) (xy 48.582662 66.271983)
(xy 48.575666 66.236812) (xy 48.575666 66.236808) (xy 48.55494 66.132612) (xy 48.475992 66.014458) (xy 48.446171 65.994533)
(xy 48.060334 65.608696) (xy 48.040407 65.578873) (xy 47.922253 65.499925) (xy 47.818057 65.479199) (xy 47.818052 65.479199)
(xy 47.782881 65.472203) (xy 47.74771 65.479199) (xy 44.752291 65.479199) (xy 44.717119 65.472203) (xy 44.681946 65.479199)
(xy 44.681943 65.479199) (xy 44.601176 65.495265) (xy 44.577746 65.499925) (xy 44.529055 65.53246) (xy 44.459593 65.578873)
(xy 44.439668 65.608694) (xy 43.872194 66.176168) (xy 43.842373 66.196094) (xy 43.763425 66.314248) (xy 43.742699 66.418444)
(xy 43.742699 66.418448) (xy 43.735703 66.453619) (xy 43.742699 66.48879) (xy 43.7427 67.474871) (xy 43.570982 67.646589)
(xy 43.475999 67.875899) (xy 43.475999 68.083442) (xy 41.529853 66.137297) (xy 41.509926 66.107474) (xy 41.391772 66.028526)
(xy 41.287576 66.0078) (xy 41.287571 66.0078) (xy 41.2524 66.000804) (xy 41.217229 66.0078) (xy 40.775127 66.0078)
(xy 40.764696 65.955359) (xy 40.70259 65.86241) (xy 40.609641 65.800304) (xy 40.5 65.778495) (xy 38.628599 65.778495)
(xy 38.628599 65.771557) (xy 38.718651 65.681505) (xy 40.5 65.681505) (xy 40.609641 65.659696) (xy 40.70259 65.59759)
(xy 40.764696 65.504641) (xy 40.786505 65.395) (xy 40.786505 64.795) (xy 40.764696 64.685359) (xy 40.70259 64.59241)
(xy 40.609641 64.530304) (xy 40.6072 64.529818) (xy 40.6072 63.422956) (xy 41.343652 62.686505) (xy 42.200001 62.686505)
(xy 42.405312 62.645666) (xy 42.548488 62.549999) (xy 43.113495 62.549999) (xy 43.113495 63.450001) (xy 43.154334 63.655312)
(xy 43.270633 63.829367) (xy 43.444688 63.945666) (xy 43.649999 63.986505) (xy 44.300001 63.986505) (xy 44.505312 63.945666)
(xy 44.679367 63.829367) (xy 44.795666 63.655312) (xy 44.836505 63.450001) (xy 44.836505 62.549999) (xy 44.795666 62.344688)
(xy 44.679367 62.170633) (xy 44.656 62.15502) (xy 44.656 61.94275) (xy 44.69434 61.750001) (xy 44.641487 61.484288)
(xy 44.490972 61.259028) (xy 44.265712 61.108513) (xy 43.999999 61.05566) (xy 43.734288 61.108513) (xy 43.565885 61.221036)
(xy 43.540885 61.246037) (xy 43.484028 61.284027) (xy 43.446036 61.340886) (xy 43.333513 61.509288) (xy 43.28066 61.775)
(xy 43.294001 61.84207) (xy 43.294001 62.155019) (xy 43.270633 62.170633) (xy 43.154334 62.344688) (xy 43.113495 62.549999)
(xy 42.548488 62.549999) (xy 42.579367 62.529367) (xy 42.695666 62.355312) (xy 42.736505 62.150001) (xy 42.736505 61.499999)
(xy 42.695666 61.294688) (xy 42.579367 61.120633) (xy 42.405312 61.004334) (xy 42.200001 60.963495) (xy 41.299999 60.963495)
(xy 41.094688 61.004334) (xy 40.920633 61.120633) (xy 40.804334 61.294688) (xy 40.763495 61.499999) (xy 40.763495 62.150001)
(xy 40.781139 62.238704) (xy 40.215 62.804844) (xy 39.710565 62.300409) (xy 39.736505 62.170001) (xy 39.736505 61.519999)
(xy 39.695666 61.314688) (xy 39.579367 61.140633) (xy 39.405312 61.024334) (xy 39.200001 60.983495) (xy 38.299999 60.983495)
(xy 38.094688 61.024334) (xy 37.920633 61.140633) (xy 37.804334 61.314688) (xy 37.763495 61.519999) (xy 34.581 61.519999)
(xy 34.581 58.775899) (xy 36.2761 58.775899) (xy 36.2761 59.024101) (xy 36.371083 59.253411) (xy 36.546589 59.428917)
(xy 36.775899 59.5239) (xy 37.024101 59.5239) (xy 37.248382 59.431) (xy 37.635053 59.431) (xy 37.763495 59.559442)
(xy 37.763495 60.120001) (xy 37.804334 60.325312) (xy 37.920633 60.499367) (xy 38.094688 60.615666) (xy 38.299999 60.656505)
(xy 39.200001 60.656505) (xy 39.405312 60.615666) (xy 39.579367 60.499367) (xy 39.695666 60.325312) (xy 39.736505 60.120001)
(xy 39.736505 59.469999) (xy 39.695666 59.264688) (xy 39.579367 59.090633) (xy 39.405312 58.974334) (xy 39.200001 58.933495)
(xy 38.639442 58.933495) (xy 38.267452 58.561505) (xy 38.237829 58.517171) (xy 38.062186 58.39981) (xy 37.907294 58.369)
(xy 37.90729 58.369) (xy 37.855 58.358599) (xy 37.80271 58.369) (xy 37.248382 58.369) (xy 37.024101 58.2761)
(xy 36.775899 58.2761) (xy 36.546589 58.371083) (xy 36.371083 58.546589) (xy 36.2761 58.775899) (xy 34.581 58.775899)
(xy 34.581 57.817016) (xy 34.60259 57.80259) (xy 34.664696 57.709641) (xy 34.686505 57.6) (xy 34.686505 56.985663)
(xy 34.715973 56.965973) (xy 34.866487 56.740713) (xy 34.906 56.542069) (xy 34.906 56.542065) (xy 34.91934 56.475001)
(xy 34.906 56.407937) (xy 34.906 53.686157) (xy 35.147549 53.927706) (xy 35.167474 53.957526) (xy 35.285628 54.036474)
(xy 35.389824 54.0572) (xy 35.389828 54.0572) (xy 35.424999 54.064196) (xy 35.46017 54.0572) (xy 35.874872 54.0572)
(xy 36.046589 54.228917) (xy 36.275899 54.3239) (xy 36.524101 54.3239) (xy 36.753411 54.228917) (xy 36.928917 54.053411)
(xy 37.0239 53.824101) (xy 37.0239 53.575899) (xy 36.928917 53.346589) (xy 36.753411 53.171083) (xy 36.524101 53.0761)
(xy 36.275899 53.0761) (xy 36.046589 53.171083) (xy 35.874872 53.3428) (xy 35.572957 53.3428) (xy 35.086505 52.856348)
(xy 35.086505 52.049999) (xy 35.045666 51.844688) (xy 34.929367 51.670633) (xy 34.755312 51.554334) (xy 34.550001 51.513495)
(xy 33.899999 51.513495) (xy 33.694688 51.554334) (xy 33.520633 51.670633) (xy 33.404334 51.844688) (xy 33.363495 52.049999)
(xy 33.363495 52.950001) (xy 33.404334 53.155312) (xy 33.520633 53.329367) (xy 33.544 53.34498) (xy 33.544001 55.713495)
(xy 33.4 55.713495) (xy 33.290359 55.735304) (xy 33.19741 55.79741) (xy 33.135304 55.890359) (xy 33.113495 56)
(xy 30.886505 56) (xy 30.864696 55.890359) (xy 30.80259 55.79741) (xy 30.709641 55.735304) (xy 30.6 55.713495)
(xy 29.6 55.713495) (xy 29.490359 55.735304) (xy 29.39741 55.79741) (xy 29.335304 55.890359) (xy 29.313495 56)
(xy 29.313495 57.6) (xy 29.335304 57.709641) (xy 29.39741 57.80259) (xy 29.419001 57.817016) (xy 29.419 62.182984)
(xy 29.39741 62.19741) (xy 29.335304 62.290359) (xy 29.313495 62.4) (xy 29.313495 62.519) (xy 28.867065 62.519)
(xy 28.8 62.50566) (xy 28.732935 62.519) (xy 28.732931 62.519) (xy 28.534287 62.558513) (xy 28.309027 62.709027)
(xy 28.271033 62.765889) (xy 28.221036 62.815886) (xy 28.108513 62.984288) (xy 28.05566 63.25) (xy 25.356 63.25)
(xy 25.356 50.049999) (xy 35.388495 50.049999) (xy 35.388495 50.950001) (xy 35.429334 51.155312) (xy 35.545633 51.329367)
(xy 35.719688 51.445666) (xy 35.924999 51.486505) (xy 36.575001 51.486505) (xy 36.780312 51.445666) (xy 36.954367 51.329367)
(xy 37.053502 51.181) (xy 37.317922 51.181) (xy 38.165885 52.028964) (xy 38.334287 52.141487) (xy 38.6 52.19434)
(xy 38.865712 52.141487) (xy 39.090973 51.990973) (xy 39.241487 51.765712) (xy 39.29434 51.5) (xy 39.241487 51.234287)
(xy 39.128964 51.065885) (xy 38.128967 50.065889) (xy 38.090973 50.009027) (xy 37.865713 49.858513) (xy 37.667069 49.819)
(xy 37.667065 49.819) (xy 37.6 49.80566) (xy 37.532935 49.819) (xy 37.053502 49.819) (xy 36.954367 49.670633)
(xy 36.780312 49.554334) (xy 36.575001 49.513495) (xy 35.924999 49.513495) (xy 35.719688 49.554334) (xy 35.545633 49.670633)
(xy 35.429334 49.844688) (xy 35.388495 50.049999) (xy 25.356 50.049999) (xy 25.356 47.875899) (xy 42.1261 47.875899)
(xy 42.1261 48.124101) (xy 42.221083 48.353411) (xy 42.396589 48.528917) (xy 42.625899 48.6239) (xy 42.874101 48.6239)
(xy 43.103411 48.528917) (xy 43.201328 48.431) (xy 43.363495 48.431) (xy 43.363495 48.475) (xy 43.398625 48.65161)
(xy 43.498667 48.801333) (xy 43.64839 48.901375) (xy 43.825 48.936505) (xy 44.175 48.936505) (xy 44.35161 48.901375)
(xy 44.501333 48.801333) (xy 44.601375 48.65161) (xy 44.636505 48.475) (xy 44.636505 47.525) (xy 44.601375 47.34839)
(xy 44.501333 47.198667) (xy 44.35161 47.098625) (xy 44.175 47.063495) (xy 43.825 47.063495) (xy 43.64839 47.098625)
(xy 43.498667 47.198667) (xy 43.398625 47.34839) (xy 43.363495 47.525) (xy 43.363495 47.569) (xy 43.201328 47.569)
(xy 43.103411 47.471083) (xy 42.874101 47.3761) (xy 42.625899 47.3761) (xy 42.396589 47.471083) (xy 42.221083 47.646589)
(xy 42.1261 47.875899) (xy 25.356 47.875899) (xy 25.356 45.625899) (xy 42.1261 45.625899) (xy 42.1261 45.874101)
(xy 42.221083 46.103411) (xy 42.396589 46.278917) (xy 42.625899 46.3739) (xy 42.874101 46.3739) (xy 43.103411 46.278917)
(xy 43.120767 46.261561) (xy 43.148625 46.40161) (xy 43.248667 46.551333) (xy 43.39839 46.651375) (xy 43.575 46.686505)
(xy 43.925 46.686505) (xy 44.10161 46.651375) (xy 44.251333 46.551333) (xy 44.351375 46.40161) (xy 44.386505 46.225)
(xy 44.386505 45.275) (xy 44.351375 45.09839) (xy 44.251333 44.948667) (xy 44.10161 44.848625) (xy 43.925 44.813495)
(xy 43.575 44.813495) (xy 43.39839 44.848625) (xy 43.248667 44.948667) (xy 43.148625 45.09839) (xy 43.120767 45.238439)
(xy 43.103411 45.221083) (xy 42.874101 45.1261) (xy 42.625899 45.1261) (xy 42.396589 45.221083) (xy 42.221083 45.396589)
(xy 42.1261 45.625899) (xy 25.356 45.625899) (xy 25.356 44.275) (xy 47.863495 44.275) (xy 47.863495 45.225)
(xy 47.898625 45.40161) (xy 47.998667 45.551333) (xy 48.14839 45.651375) (xy 48.325 45.686505) (xy 48.6261 45.686505)
(xy 48.6261 45.874101) (xy 48.721083 46.103411) (xy 48.896589 46.278917) (xy 49.125899 46.3739) (xy 49.374101 46.3739)
(xy 49.603411 46.278917) (xy 49.778917 46.103411) (xy 49.8739 45.874101) (xy 49.8739 45.625899) (xy 49.778917 45.396589)
(xy 49.603411 45.221083) (xy 49.573795 45.208816) (xy 49.560733 45.189267) (xy 49.524749 45.165224) (xy 49.136505 44.77698)
(xy 49.136505 44.275) (xy 49.101375 44.09839) (xy 49.001333 43.948667) (xy 48.85161 43.848625) (xy 48.675 43.813495)
(xy 48.325 43.813495) (xy 48.14839 43.848625) (xy 47.998667 43.948667) (xy 47.898625 44.09839) (xy 47.863495 44.275)
(xy 25.356 44.275) (xy 25.356 41.627) (xy 72.5 41.627) (xy 72.548601 41.617333) (xy 72.589803 41.589803)
(xy 72.617333 41.548601) (xy 72.627 41.5) (xy 72.627 39.775899) (xy 83.2761 39.775899) (xy 83.2761 40.024101)
(xy 83.371083 40.253411) (xy 83.546589 40.428917) (xy 83.775899 40.5239) (xy 84.024101 40.5239) (xy 84.253411 40.428917)
(xy 84.428917 40.253411) (xy 84.5239 40.024101) (xy 84.5239 39.775899) (xy 84.49618 39.708977) (xy 84.518651 39.686505)
(xy 85.6 39.686505) (xy 85.709641 39.664696) (xy 85.80259 39.60259) (xy 85.817016 39.581) (xy 90.182984 39.581)
(xy 90.19741 39.60259) (xy 90.290359 39.664696) (xy 90.4 39.686505) (xy 92 39.686505) (xy 92.109641 39.664696)
(xy 92.20259 39.60259) (xy 92.264696 39.509641) (xy 92.286505 39.4) (xy 92.286505 38.875899) (xy 94.6261 38.875899)
(xy 94.6261 39.124101) (xy 94.721083 39.353411) (xy 94.896589 39.528917) (xy 95.125899 39.6239) (xy 95.374101 39.6239)
(xy 95.603411 39.528917) (xy 95.778917 39.353411) (xy 95.8739 39.124101) (xy 95.8739 38.985626) (xy 95.944835 38.914691)
(xy 96.033092 38.973662) (xy 96.257538 39.018307) (xy 96.481984 38.973662) (xy 96.67226 38.846524) (xy 97.096524 38.42226)
(xy 97.223662 38.231984) (xy 97.268307 38.007538) (xy 97.223662 37.783092) (xy 97.096524 37.592816) (xy 96.67226 37.168552)
(xy 96.481984 37.041414) (xy 96.257538 36.996769) (xy 96.033092 37.041414) (xy 95.842816 37.168552) (xy 95.418552 37.592816)
(xy 95.291414 37.783092) (xy 95.246769 38.007538) (xy 95.291414 38.231984) (xy 95.338308 38.302166) (xy 95.264374 38.3761)
(xy 95.125899 38.3761) (xy 94.896589 38.471083) (xy 94.721083 38.646589) (xy 94.6261 38.875899) (xy 92.286505 38.875899)
(xy 92.286505 38.4) (xy 92.264696 38.290359) (xy 92.20259 38.19741) (xy 92.109641 38.135304) (xy 92 38.113495)
(xy 90.4 38.113495) (xy 90.290359 38.135304) (xy 90.19741 38.19741) (xy 90.182984 38.219) (xy 85.817016 38.219)
(xy 85.80259 38.19741) (xy 85.709641 38.135304) (xy 85.6 38.113495) (xy 84 38.113495) (xy 83.890359 38.135304)
(xy 83.79741 38.19741) (xy 83.735304 38.290359) (xy 83.713495 38.4) (xy 83.713495 39.301948) (xy 83.546589 39.371083)
(xy 83.371083 39.546589) (xy 83.2761 39.775899) (xy 72.627 39.775899) (xy 72.627 38.4) (xy 73.713495 38.4)
(xy 73.713495 39.4) (xy 73.735304 39.509641) (xy 73.79741 39.60259) (xy 73.890359 39.664696) (xy 74 39.686505)
(xy 75.6 39.686505) (xy 75.709641 39.664696) (xy 75.80259 39.60259) (xy 75.817016 39.581) (xy 80.182984 39.581)
(xy 80.19741 39.60259) (xy 80.290359 39.664696) (xy 80.4 39.686505) (xy 82 39.686505) (xy 82.109641 39.664696)
(xy 82.20259 39.60259) (xy 82.264696 39.509641) (xy 82.286505 39.4) (xy 82.286505 38.4) (xy 82.264696 38.290359)
(xy 82.20259 38.19741) (xy 82.109641 38.135304) (xy 82 38.113495) (xy 80.4 38.113495) (xy 80.290359 38.135304)
(xy 80.19741 38.19741) (xy 80.182984 38.219) (xy 75.817016 38.219) (xy 75.80259 38.19741) (xy 75.709641 38.135304)
(xy 75.6 38.113495) (xy 75.345451 38.113495) (xy 75.4239 37.924101) (xy 75.4239 37.675899) (xy 75.328917 37.446589)
(xy 75.153411 37.271083) (xy 74.924101 37.1761) (xy 74.675899 37.1761) (xy 74.446589 37.271083) (xy 74.271083 37.446589)
(xy 74.1761 37.675899) (xy 74.1761 37.924101) (xy 74.254549 38.113495) (xy 74 38.113495) (xy 73.890359 38.135304)
(xy 73.79741 38.19741) (xy 73.735304 38.290359) (xy 73.713495 38.4) (xy 72.627 38.4) (xy 72.627 34.6)
(xy 73.713495 34.6) (xy 73.713495 35.6) (xy 73.735304 35.709641) (xy 73.79741 35.80259) (xy 73.890359 35.864696)
(xy 74 35.886505) (xy 75.6 35.886505) (xy 75.709641 35.864696) (xy 75.80259 35.80259) (xy 75.817016 35.781)
(xy 76.332935 35.781) (xy 76.4 35.79434) (xy 76.467065 35.781) (xy 76.467069 35.781) (xy 76.665713 35.741487)
(xy 76.890973 35.590973) (xy 76.928966 35.534112) (xy 77.028964 35.434115) (xy 77.141487 35.265712) (xy 77.19434 35.000001)
(xy 77.19434 35) (xy 78.80566 35) (xy 78.858513 35.265712) (xy 78.971036 35.434114) (xy 79.071034 35.534113)
(xy 79.109027 35.590973) (xy 79.334287 35.741487) (xy 79.532931 35.781) (xy 79.532934 35.781) (xy 79.599999 35.79434)
(xy 79.667064 35.781) (xy 80.182984 35.781) (xy 80.19741 35.80259) (xy 80.290359 35.864696) (xy 80.4 35.886505)
(xy 82 35.886505) (xy 82.109641 35.864696) (xy 82.20259 35.80259) (xy 82.264696 35.709641) (xy 82.286505 35.6)
(xy 82.286505 34.6) (xy 83.713495 34.6) (xy 83.713495 35.6) (xy 83.735304 35.709641) (xy 83.79741 35.80259)
(xy 83.890359 35.864696) (xy 84 35.886505) (xy 85.6 35.886505) (xy 85.709641 35.864696) (xy 85.80259 35.80259)
(xy 85.817016 35.781) (xy 86.332935 35.781) (xy 86.4 35.79434) (xy 86.467065 35.781) (xy 86.467069 35.781)
(xy 86.665713 35.741487) (xy 86.890973 35.590973) (xy 86.928966 35.534112) (xy 87.028964 35.434115) (xy 87.141487 35.265712)
(xy 87.19434 35.000001) (xy 87.19434 35) (xy 88.80566 35) (xy 88.858513 35.265712) (xy 88.971036 35.434114)
(xy 89.071034 35.534113) (xy 89.109027 35.590973) (xy 89.334287 35.741487) (xy 89.532931 35.781) (xy 89.532934 35.781)
(xy 89.599999 35.79434) (xy 89.667064 35.781) (xy 90.182984 35.781) (xy 90.19741 35.80259) (xy 90.290359 35.864696)
(xy 90.4 35.886505) (xy 92 35.886505) (xy 92.109641 35.864696) (xy 92.20259 35.80259) (xy 92.264696 35.709641)
(xy 92.286505 35.6) (xy 92.286505 34.6) (xy 92.264696 34.490359) (xy 92.20259 34.39741) (xy 92.109641 34.335304)
(xy 92 34.313495) (xy 90.4 34.313495) (xy 90.290359 34.335304) (xy 90.19741 34.39741) (xy 90.182984 34.419)
(xy 89.856237 34.419) (xy 89.765712 34.358513) (xy 89.5 34.30566) (xy 89.234288 34.358513) (xy 89.009027 34.509027)
(xy 88.858513 34.734288) (xy 88.80566 35) (xy 87.19434 35) (xy 87.141487 34.734288) (xy 86.990972 34.509028)
(xy 86.765712 34.358513) (xy 86.499999 34.30566) (xy 86.234288 34.358513) (xy 86.143763 34.419) (xy 85.817016 34.419)
(xy 85.80259 34.39741) (xy 85.709641 34.335304) (xy 85.6 34.313495) (xy 84 34.313495) (xy 83.890359 34.335304)
(xy 83.79741 34.39741) (xy 83.735304 34.490359) (xy 83.713495 34.6) (xy 82.286505 34.6) (xy 82.264696 34.490359)
(xy 82.20259 34.39741) (xy 82.109641 34.335304) (xy 82 34.313495) (xy 80.4 34.313495) (xy 80.290359 34.335304)
(xy 80.19741 34.39741) (xy 80.182984 34.419) (xy 79.856237 34.419) (xy 79.765712 34.358513) (xy 79.5 34.30566)
(xy 79.234288 34.358513) (xy 79.009027 34.509027) (xy 78.858513 34.734288) (xy 78.80566 35) (xy 77.19434 35)
(xy 77.141487 34.734288) (xy 76.990972 34.509028) (xy 76.765712 34.358513) (xy 76.499999 34.30566) (xy 76.234288 34.358513)
(xy 76.143763 34.419) (xy 75.817016 34.419) (xy 75.80259 34.39741) (xy 75.709641 34.335304) (xy 75.6 34.313495)
(xy 74 34.313495) (xy 73.890359 34.335304) (xy 73.79741 34.39741) (xy 73.735304 34.490359) (xy 73.713495 34.6)
(xy 72.627 34.6) (xy 72.627 30.356) (xy 90.452541 30.356)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
)
)
(filled_polygon
(pts
(xy 95.024804 61.583495) (xy 94.625 61.583495) (xy 94.515359 61.605304) (xy 94.42241 61.66741) (xy 94.360304 61.760359)
(xy 94.338495 61.87) (xy 94.338495 63.43) (xy 94.360304 63.539641) (xy 94.42241 63.63259) (xy 94.515359 63.694696)
(xy 94.625 63.716505) (xy 95.275 63.716505) (xy 95.384641 63.694696) (xy 95.47759 63.63259) (xy 95.539696 63.539641)
(xy 95.561505 63.43) (xy 95.561505 62.147031) (xy 97.344333 64.019) (xy 92.5 64.019) (xy 92.392466 64.04039)
(xy 92.301303 64.101303) (xy 92.24039 64.192466) (xy 92.219 64.3) (xy 92.219 66.019) (xy 89.5 66.019)
(xy 89.392466 66.04039) (xy 89.301303 66.101303) (xy 89.24039 66.192466) (xy 89.219 66.3) (xy 89.219 71.319)
(xy 88.282931 71.319) (xy 88.084287 71.358513) (xy 88.039416 71.388495) (xy 87.781 71.388495) (xy 87.781 70)
(xy 87.75961 69.892466) (xy 87.698697 69.801303) (xy 87.607534 69.74039) (xy 87.5 69.719) (xy 80.803111 69.719)
(xy 80.828502 69.681) (xy 81.367069 69.681) (xy 81.565713 69.641487) (xy 81.790973 69.490973) (xy 81.941487 69.265713)
(xy 81.994341 69) (xy 81.941487 68.734287) (xy 81.790973 68.509027) (xy 81.565713 68.358513) (xy 81.367069 68.319)
(xy 80.828502 68.319) (xy 80.729367 68.170633) (xy 80.706 68.15502) (xy 80.706 67.84498) (xy 80.729367 67.829367)
(xy 80.828502 67.681) (xy 81.367069 67.681) (xy 81.565713 67.641487) (xy 81.790973 67.490973) (xy 81.941487 67.265713)
(xy 81.994341 67) (xy 81.941487 66.734287) (xy 81.790973 66.509027) (xy 81.565713 66.358513) (xy 81.367069 66.319)
(xy 80.828502 66.319) (xy 80.729367 66.170633) (xy 80.555312 66.054334) (xy 80.350001 66.013495) (xy 79.781 66.013495)
(xy 79.781 63.986156) (xy 81.136978 65.342135) (xy 81.156904 65.371956) (xy 81.275058 65.450904) (xy 81.379254 65.47163)
(xy 81.379259 65.47163) (xy 81.41443 65.478626) (xy 81.449601 65.47163) (xy 82.381541 65.47163) (xy 82.537615 65.627705)
(xy 82.557541 65.657526) (xy 82.675695 65.736474) (xy 82.773626 65.755954) (xy 82.946589 65.928917) (xy 83.175899 66.0239)
(xy 83.424101 66.0239) (xy 83.653411 65.928917) (xy 83.75 65.832328) (xy 83.846589 65.928917) (xy 84.075899 66.0239)
(xy 84.324101 66.0239) (xy 84.553411 65.928917) (xy 84.728917 65.753411) (xy 84.8239 65.524101) (xy 84.8239 65.4239)
(xy 84.924101 65.4239) (xy 85.153411 65.328917) (xy 85.328917 65.153411) (xy 85.4239 64.924101) (xy 85.4239 64.8239)
(xy 85.624101 64.8239) (xy 85.853411 64.728917) (xy 86.028917 64.553411) (xy 86.1239 64.324101) (xy 86.1239 64.075899)
(xy 86.028917 63.846589) (xy 85.853411 63.671083) (xy 85.624101 63.5761) (xy 85.375899 63.5761) (xy 85.146589 63.671083)
(xy 84.974872 63.8428) (xy 82.047957 63.8428) (xy 80.486156 62.281) (xy 86.229948 62.281) (xy 86.170633 62.320633)
(xy 86.054334 62.494688) (xy 86.013495 62.699999) (xy 86.013495 63.350001) (xy 86.054334 63.555312) (xy 86.170633 63.729367)
(xy 86.319001 63.828502) (xy 86.319001 64.567069) (xy 86.358514 64.765713) (xy 86.509028 64.990973) (xy 86.734288 65.141487)
(xy 87 65.194341) (xy 87.265713 65.141487) (xy 87.490973 64.990973) (xy 87.641487 64.765713) (xy 87.681 64.567069)
(xy 87.681 63.828502) (xy 87.829367 63.729367) (xy 87.84498 63.706) (xy 88.138315 63.706) (xy 88.170633 63.754367)
(xy 88.177779 63.759142) (xy 87.871036 64.065886) (xy 87.758513 64.234288) (xy 87.70566 64.5) (xy 87.758513 64.765712)
(xy 87.909027 64.990973) (xy 88.134288 65.141487) (xy 88.4 65.19434) (xy 88.665712 65.141487) (xy 88.814083 65.042348)
(xy 88.858513 65.265712) (xy 89.009027 65.490973) (xy 89.234288 65.641487) (xy 89.5 65.69434) (xy 89.69275 65.656)
(xy 90.15502 65.656) (xy 90.170633 65.679367) (xy 90.344688 65.795666) (xy 90.549999 65.836505) (xy 91.450001 65.836505)
(xy 91.655312 65.795666) (xy 91.829367 65.679367) (xy 91.945666 65.505312) (xy 91.986505 65.300001) (xy 91.986505 64.649999)
(xy 91.945666 64.444688) (xy 91.829367 64.270633) (xy 91.681 64.171498) (xy 91.681 63.853502) (xy 91.829367 63.754367)
(xy 91.846421 63.728844) (xy 91.892466 63.75961) (xy 92 63.781) (xy 94 63.781) (xy 94.107534 63.75961)
(xy 94.198697 63.698697) (xy 94.25961 63.607534) (xy 94.281 63.5) (xy 94.281 60.8025)
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(zone (net 1) (net_name +5V) (layer B.Cu) (tstamp 5BF9D04A) (hatch edge 0.508)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(priority 2)
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(fill yes (arc_segments 32) (thermal_gap 0.154) (thermal_bridge_width 0.154))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(polygon
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(pts
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(xy 58.5 47.75) (xy 58.5 51) (xy 63.75 51) (xy 67 47.75) (xy 68.2 46.5)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(xy 93.2 46.5) (xy 99.75 53) (xy 102.8 53) (xy 102.8 40.7) (xy 104.8 38.7)
(xy 102.7 36.6) (xy 95.1 44.2) (xy 58.5 44.2)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(filled_polygon
(pts
(xy 104.620394 38.7) (xy 102.710197 40.610197) (xy 102.694403 40.629443) (xy 102.682667 40.651399) (xy 102.67544 40.675224)
(xy 102.673 40.7) (xy 102.673 52.873) (xy 99.802321 52.873) (xy 93.289458 46.409854) (xy 93.270152 46.394134)
(xy 93.248151 46.382482) (xy 93.224299 46.375346) (xy 93.2 46.373) (xy 68.2 46.373) (xy 68.175224 46.37544)
(xy 68.151399 46.382667) (xy 68.129443 46.394403) (xy 68.108384 46.412048) (xy 66.909296 47.661098) (xy 63.697394 50.873)
(xy 58.627 50.873) (xy 58.627 44.327) (xy 95.1 44.327) (xy 95.124776 44.32456) (xy 95.148601 44.317333)
(xy 95.170557 44.305597) (xy 95.189803 44.289803) (xy 102.7 36.779606)
)
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(zone (net 3) (net_name +3V3) (layer B.Cu) (tstamp 5BF9D047) (hatch edge 0.508)
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(priority 1)
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(fill yes (arc_segments 32) (thermal_gap 0.154) (thermal_bridge_width 0.154))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(polygon
(pts
(xy 84.6 57.4) (xy 81.1 57.4) (xy 81.1 60.9) (xy 77.5 64.5) (xy 74.8 64.5)
(xy 74.8 66.4) (xy 74.8 66.7) (xy 77.6 66.7) (xy 84.6 59.7)
)
)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(filled_polygon
(pts
(xy 84.473 59.647394) (xy 77.547394 66.573) (xy 74.927 66.573) (xy 74.927 64.627) (xy 77.5 64.627)
(xy 77.524776 64.62456) (xy 77.548601 64.617333) (xy 77.570557 64.605597) (xy 77.589803 64.589803) (xy 81.189803 60.989803)
(xy 81.205597 60.970557) (xy 81.217333 60.948601) (xy 81.22456 60.924776) (xy 81.227 60.9) (xy 81.227 58.057111)
(xy 81.256511 58.041337) (xy 81.310901 57.996699) (xy 81.322083 57.983074) (xy 81.778157 57.527) (xy 84.473 57.527)
)
)
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(zone (net 1) (net_name +5V) (layer F.Cu) (tstamp 5BF9D044) (hatch edge 0.508)
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(priority 1)
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508))
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(polygon
(pts
(xy 63.1 48.2) (xy 57 48.2) (xy 54.9 50.3) (xy 52.7 52.5) (xy 52.7 54.4)
(xy 50.9 56.2) (xy 50.9 59.9) (xy 54.5 59.9) (xy 54.5 58.8) (xy 55.4 57.9)
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(xy 56.5 57.9) (xy 57.6 56.6) (xy 57.6 52.5) (xy 60.4 52.6) (xy 61.6 51.7)
(xy 63.1 51.7)
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
)
)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(filled_polygon
(pts
pcb: rework pcb with correct footprints, add tvs diodes Add TVS diodes, so we make sure they work. Also, rework the PCB so that the clock actually functions now. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-20 14:51:43 +00:00
(xy 62.973 51.497019) (xy 62.765712 51.358513) (xy 62.499999 51.30566) (xy 62.30725 51.344) (xy 61.84498 51.344)
(xy 61.829367 51.320633) (xy 61.655312 51.204334) (xy 61.450001 51.163495) (xy 60.549999 51.163495) (xy 60.344688 51.204334)
(xy 60.170633 51.320633) (xy 60.054334 51.494688) (xy 60.013495 51.699999) (xy 60.013495 52.260558) (xy 59.972652 52.301401)
(xy 58.611505 52.301401) (xy 58.611505 50.87) (xy 58.589696 50.760359) (xy 58.531 50.672513) (xy 58.531 50.647594)
(xy 58.541402 50.5953) (xy 58.531 50.543006) (xy 58.50019 50.388114) (xy 58.4239 50.273938) (xy 58.4239 50.271199)
(xy 58.328917 50.041889) (xy 58.153411 49.866383) (xy 57.924101 49.7714) (xy 57.675899 49.7714) (xy 57.446589 49.866383)
(xy 57.271083 50.041889) (xy 57.1761 50.271199) (xy 57.1761 50.519401) (xy 57.202649 50.583495) (xy 56.725 50.583495)
(xy 56.615359 50.605304) (xy 56.52241 50.66741) (xy 56.460304 50.760359) (xy 56.438495 50.87) (xy 56.438495 52.43)
(xy 56.460304 52.539641) (xy 56.52241 52.63259) (xy 56.615359 52.694696) (xy 56.711964 52.713912) (xy 56.713527 52.721772)
(xy 56.792475 52.839926) (xy 56.822295 52.859851) (xy 57.245938 53.283495) (xy 56.725 53.283495) (xy 56.615359 53.305304)
(xy 56.52241 53.36741) (xy 56.460304 53.460359) (xy 56.438495 53.57) (xy 56.438495 55.13) (xy 56.460304 55.239641)
(xy 56.52241 55.33259) (xy 56.615359 55.394696) (xy 56.725 55.416505) (xy 57.246402 55.416505) (xy 57.246402 56.548441)
(xy 56.355654 57.43919) (xy 54.738786 57.43919) (xy 54.70361 57.432193) (xy 54.564238 57.459916) (xy 54.475904 57.518938)
(xy 54.475901 57.518941) (xy 54.446084 57.538864) (xy 54.42616 57.568682) (xy 53.796206 58.198638) (xy 53.766385 58.218564)
(xy 53.687437 58.336718) (xy 53.666711 58.440914) (xy 53.666711 58.440918) (xy 53.659715 58.476089) (xy 53.666711 58.51126)
(xy 53.666712 59.495731) (xy 53.443443 59.719) (xy 52.857786 59.719) (xy 52.865769 59.678865) (xy 52.881 59.602294)
(xy 52.881 59.602291) (xy 52.888025 59.566972) (xy 52.939696 59.489641) (xy 52.961505 59.38) (xy 52.961505 57.82)
(xy 52.939696 57.710359) (xy 52.881 57.622513) (xy 52.881 57.501328) (xy 53.028917 57.353411) (xy 53.1239 57.124101)
(xy 53.1239 56.875899) (xy 53.028917 56.646589) (xy 52.853411 56.471083) (xy 52.624101 56.3761) (xy 52.375899 56.3761)
(xy 52.146589 56.471083) (xy 51.971083 56.646589) (xy 51.8761 56.875899) (xy 51.8761 56.90347) (xy 51.849811 56.942814)
(xy 51.819001 57.097706) (xy 51.819001 57.622512) (xy 51.760304 57.710359) (xy 51.738495 57.82) (xy 51.738495 59.38)
(xy 51.740625 59.390711) (xy 51.546589 59.471083) (xy 51.371083 59.646589) (xy 51.318722 59.773) (xy 51.027 59.773)
(xy 51.027 56.252606) (xy 52.789803 54.489803) (xy 52.817333 54.448601) (xy 52.827 54.4) (xy 52.827 52.932158)
(xy 53.1761 53.281258) (xy 53.1761 53.524101) (xy 53.271083 53.753411) (xy 53.446589 53.928917) (xy 53.675899 54.0239)
(xy 53.924101 54.0239) (xy 54.153411 53.928917) (xy 54.328917 53.753411) (xy 54.4239 53.524101) (xy 54.4239 53.312039)
(xy 54.618361 53.231491) (xy 54.793867 53.055985) (xy 54.88885 52.826675) (xy 54.88885 52.578473) (xy 54.793867 52.349163)
(xy 54.763516 52.318812) (xy 54.928917 52.153411) (xy 55.0239 51.924101) (xy 55.0239 51.675899) (xy 54.928917 51.446589)
(xy 54.852555 51.370227) (xy 54.952901 51.328662) (xy 55.128407 51.153156) (xy 55.22339 50.923846) (xy 55.22339 50.675644)
(xy 55.190555 50.596374) (xy 55.353411 50.528917) (xy 55.528917 50.353411) (xy 55.6239 50.124101) (xy 55.6239 49.875899)
(xy 55.588696 49.79091) (xy 57.052606 48.327) (xy 62.973 48.327)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
)
)
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
)
pcb: no changes This appears to be kicad deciding to rewrite the whole file for no particular reason. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-24 20:25:01 +00:00
(zone (net 2) (net_name GND) (layer F.Cu) (tstamp 5BF9D041) (hatch edge 0.508)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(priority 2)
(connect_pads (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(fill yes (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(polygon
(pts
(xy 86 42) (xy 89.25 42) (xy 89.25 47.5) (xy 86 47.5)
)
)
hardware: pcb: fill pcb Re-do the fill, because the last commit was done with an unpoured fill. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:27:38 +00:00
(filled_polygon
(pts
(xy 89.123 47.179606) (xy 88.929606 47.373) (xy 86.127 47.373) (xy 86.127 42.127) (xy 89.123 42.127)
)
)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
Reference in New Issue Copy Permalink