xobs/tomu-fpga
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
6c95306fbb
tomu-fpga/hardware/pcb/tomu-fpga.kicad_pcb

3689 lines
227 KiB
Plaintext
Raw Normal View History

hardware: pcb: repour and connect wire in kicad The `VCCPLL` line was listed as "Not Connected" in KiCad. Reconnect it, even though it was already connected. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 03:33:41 +00:00
(kicad_pcb (version 20171130) (host pcbnew "(5.0.1)-3")
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(general
(thickness 2.4)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(drawings 19)
hardware: pcb: repour and connect wire in kicad The `VCCPLL` line was listed as "Not Connected" in KiCad. Reconnect it, even though it was already connected. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 03:33:41 +00:00
(tracks 982)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(zones 0)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(modules 57)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(nets 72)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
(page A4)
(layers
(0 F.Cu signal)
(31 B.Cu signal)
(32 B.Adhes user)
(33 F.Adhes user)
(34 B.Paste user)
(35 F.Paste user)
(36 B.SilkS user)
(37 F.SilkS user)
(38 B.Mask user)
(39 F.Mask user)
(40 Dwgs.User user)
(41 Cmts.User user)
(42 Eco1.User user)
(43 Eco2.User user)
(44 Edge.Cuts user)
(45 Margin user)
(46 B.CrtYd user)
(47 F.CrtYd user)
(48 B.Fab user)
(49 F.Fab user)
)
(setup
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(last_trace_width 0.1524)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(user_trace_width 0.2)
(user_trace_width 0.3)
(user_trace_width 0.5)
(user_trace_width 0.8)
(user_trace_width 1)
(user_trace_width 2)
(user_trace_width 3)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(trace_clearance 0.1524)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(zone_clearance 0.154)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(zone_45_only yes)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(trace_min 0.1524)
(segment_width 0.2)
(edge_width 0.15)
(via_size 0.6858)
(via_drill 0.3302)
(via_min_size 0.508)
(via_min_drill 0.254)
(uvia_size 0.6858)
(uvia_drill 0.3302)
(uvias_allowed no)
(uvia_min_size 0.2)
(uvia_min_drill 0.1)
(pcb_text_width 0.3)
(pcb_text_size 1.5 1.5)
(mod_edge_width 0.15)
(mod_text_size 1 1)
(mod_text_width 0.15)
(pad_size 1.524 1.524)
(pad_drill 0.762)
(pad_to_mask_clearance 0.0508)
hardware: pcb: repour and connect wire in kicad The `VCCPLL` line was listed as "Not Connected" in KiCad. Reconnect it, even though it was already connected. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 03:33:41 +00:00
(solder_mask_min_width 0.25)
hardware: pcb: update drill offset, add mfg notes Add a note indicating the PCB thickness and color. Also, move the drill origin to the lower-left corner, to aid in machine assembly. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 05:48:45 +00:00
(aux_axis_origin 25 80)
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(visible_elements 7FFFFFFF)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(pcbplotparams
hardware: pcb: update drill offset, add mfg notes Add a note indicating the PCB thickness and color. Also, move the drill origin to the lower-left corner, to aid in machine assembly. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 05:48:45 +00:00
(layerselection 0x012fc_ffffffff)
(usegerberextensions true)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(usegerberattributes false)
(usegerberadvancedattributes false)
(creategerberjobfile false)
(excludeedgelayer true)
(linewidth 0.100000)
(plotframeref false)
(viasonmask false)
(mode 1)
(useauxorigin false)
(hpglpennumber 1)
(hpglpenspeed 20)
(hpglpendiameter 15.000000)
(psnegative false)
(psa4output false)
(plotreference true)
(plotvalue true)
(plotinvisibletext false)
(padsonsilk false)
(subtractmaskfromsilk false)
(outputformat 1)
(mirror false)
hardware: pcb: update drill offset, add mfg notes Add a note indicating the PCB thickness and color. Also, move the drill origin to the lower-left corner, to aid in machine assembly. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 05:48:45 +00:00
(drillshape 0)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(scaleselection 1)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(outputdirectory "../releases/evt1/"))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
(net 0 "")
(net 1 +5V)
(net 2 GND)
(net 3 +3V3)
(net 4 +1V2)
(net 5 +2V5)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(net 6 "Net-(D1-Pad1)")
(net 7 /SPI_MOSI)
(net 8 /SPI_IO2)
(net 9 "Net-(J1-Pad17)")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 10 /DBG_1)
(net 11 /CRESET)
(net 12 /DBG_4)
(net 13 /CDONE)
(net 14 /UART_RX)
(net 15 /UART_TX)
(net 16 "Net-(J1-Pad1)")
(net 17 /SPI_CS)
(net 18 /OSC_IN)
(net 19 "Net-(R7-Pad1)")
(net 20 "Net-(R11-Pad2)")
(net 21 "Net-(R12-Pad2)")
(net 22 /ICE_USBN)
(net 23 /ICE_USBP)
(net 24 "Net-(SW2-Pad1)")
(net 25 "Net-(SW2-Pad2)")
(net 26 "Net-(SW2-Pad3)")
(net 27 "Net-(SW2-Pad4)")
(net 28 /SPI_MISO)
(net 29 /SPI_CLK)
(net 30 /SPI_IO3)
(net 31 "Net-(U1-Pad4)")
(net 32 "Net-(U2-Pad4)")
(net 33 "Net-(U3-Pad4)")
(net 34 "Net-(U8-Pad4)")
(net 35 /DBG_10)
(net 36 /DBG_9)
(net 37 /DBG_8)
(net 38 /DBG_7)
(net 39 "Net-(J1-Pad36)")
(net 40 "Net-(R6-Pad1)")
(net 41 "Net-(R13-Pad1)")
(net 42 /VCCPLL)
(net 43 "Net-(SW3-Pad1)")
(net 44 "Net-(SW4-Pad1)")
(net 45 /LED_R)
(net 46 /LED_G)
(net 47 /LED_B)
(net 48 "Net-(U5-Pad43)")
(net 49 "Net-(U5-Pad32)")
(net 50 "Net-(J1-Pad38)")
(net 51 "Net-(J1-Pad35)")
(net 52 "Net-(J1-Pad33)")
(net 53 "Net-(J1-Pad32)")
(net 54 "Net-(J1-Pad31)")
(net 55 "Net-(J1-Pad29)")
(net 56 "Net-(J1-Pad28)")
(net 57 "Net-(J1-Pad27)")
(net 58 "Net-(U5-Pad31)")
(net 59 "Net-(J1-Pad40)")
(net 60 "Net-(J1-Pad37)")
(net 61 /PU_CTRL_USBP)
(net 62 /PU_CTRL_USBN)
(net 63 "Net-(U5-Pad2)")
(net 64 "Net-(U5-Pad3)")
(net 65 "Net-(U5-Pad4)")
(net 66 "Net-(U5-Pad6)")
(net 67 "Net-(J1-Pad16)")
(net 68 /PMOD_4)
(net 69 /PMOD_2)
(net 70 /PMOD_3)
(net 71 /PMOD_1)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net_class Default "This is the default net class."
(clearance 0.1524)
(trace_width 0.1524)
(via_dia 0.6858)
(via_drill 0.3302)
(uvia_dia 0.6858)
(uvia_drill 0.3302)
(diff_pair_gap 0.0254)
(diff_pair_width 0.1524)
(add_net +1V2)
(add_net +2V5)
(add_net +3V3)
(add_net +5V)
(add_net /CDONE)
(add_net /CRESET)
(add_net /DBG_1)
(add_net /DBG_10)
(add_net /DBG_4)
(add_net /DBG_7)
(add_net /DBG_8)
(add_net /DBG_9)
(add_net /ICE_USBN)
(add_net /ICE_USBP)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(add_net /LED_B)
(add_net /LED_G)
(add_net /LED_R)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(add_net /OSC_IN)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(add_net /PMOD_1)
(add_net /PMOD_2)
(add_net /PMOD_3)
(add_net /PMOD_4)
(add_net /PU_CTRL_USBN)
(add_net /PU_CTRL_USBP)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(add_net /SPI_CLK)
(add_net /SPI_CS)
(add_net /SPI_IO2)
(add_net /SPI_IO3)
(add_net /SPI_MISO)
(add_net /SPI_MOSI)
(add_net /UART_RX)
(add_net /UART_TX)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(add_net /VCCPLL)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(add_net GND)
(add_net "Net-(D1-Pad1)")
(add_net "Net-(J1-Pad1)")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(add_net "Net-(J1-Pad16)")
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(add_net "Net-(J1-Pad17)")
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(add_net "Net-(J1-Pad27)")
(add_net "Net-(J1-Pad28)")
(add_net "Net-(J1-Pad29)")
(add_net "Net-(J1-Pad31)")
(add_net "Net-(J1-Pad32)")
(add_net "Net-(J1-Pad33)")
(add_net "Net-(J1-Pad35)")
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(add_net "Net-(J1-Pad36)")
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(add_net "Net-(J1-Pad37)")
(add_net "Net-(J1-Pad38)")
(add_net "Net-(J1-Pad40)")
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(add_net "Net-(R11-Pad2)")
(add_net "Net-(R12-Pad2)")
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(add_net "Net-(R13-Pad1)")
(add_net "Net-(R6-Pad1)")
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(add_net "Net-(R7-Pad1)")
(add_net "Net-(SW2-Pad1)")
(add_net "Net-(SW2-Pad2)")
(add_net "Net-(SW2-Pad3)")
(add_net "Net-(SW2-Pad4)")
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(add_net "Net-(SW3-Pad1)")
(add_net "Net-(SW4-Pad1)")
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(add_net "Net-(U1-Pad4)")
(add_net "Net-(U2-Pad4)")
(add_net "Net-(U3-Pad4)")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(add_net "Net-(U5-Pad2)")
(add_net "Net-(U5-Pad3)")
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(add_net "Net-(U5-Pad31)")
(add_net "Net-(U5-Pad32)")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(add_net "Net-(U5-Pad4)")
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(add_net "Net-(U5-Pad43)")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(add_net "Net-(U5-Pad6)")
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(add_net "Net-(U8-Pad4)")
)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(module tomu-fpga:Pin_Header_Straight_1x06_Pitch2.54mm (layer F.Cu) (tedit 59650532) (tstamp 5C05D444)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(at 95.56 77.7 90)
(descr "Through hole straight pin header, 1x06, 2.54mm pitch, single row")
(tags "Through hole pin header THT 1x06 2.54mm single row")
(path /5EC9746F)
hardware: pcb: fix `virtual` and `smd` designation Some components were getting added to the BOM that shouldn't have been, and some were missing from the pick-and-place file. Update the `Placement Type` to be accurate according to assembly. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 03:32:32 +00:00
(attr virtual)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(fp_text reference J3 (at 0 -2.33 90) (layer F.SilkS)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value PMOD (at 0 15.03 90) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(fp_line (start -0.635 -1.27) (end 1.27 -1.27) (layer F.Fab) (width 0.1))
(fp_line (start 1.27 -1.27) (end 1.27 13.97) (layer F.Fab) (width 0.1))
(fp_line (start 1.27 13.97) (end -1.27 13.97) (layer F.Fab) (width 0.1))
(fp_line (start -1.27 13.97) (end -1.27 -0.635) (layer F.Fab) (width 0.1))
(fp_line (start -1.27 -0.635) (end -0.635 -1.27) (layer F.Fab) (width 0.1))
(fp_line (start -1.33 14.03) (end 1.33 14.03) (layer F.SilkS) (width 0.12))
(fp_line (start -1.33 1.27) (end -1.33 14.03) (layer F.SilkS) (width 0.12))
(fp_line (start 1.33 1.27) (end 1.33 14.03) (layer F.SilkS) (width 0.12))
(fp_line (start -1.33 1.27) (end 1.33 1.27) (layer F.SilkS) (width 0.12))
(fp_line (start -1.33 0) (end -1.33 -1.33) (layer F.SilkS) (width 0.12))
(fp_line (start -1.33 -1.33) (end 0 -1.33) (layer F.SilkS) (width 0.12))
(fp_line (start -1.8 -1.8) (end -1.8 14.5) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.8 14.5) (end 1.8 14.5) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.8 14.5) (end 1.8 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.8 -1.8) (end -1.8 -1.8) (layer F.CrtYd) (width 0.05))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 6.35 180) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(pad 1 thru_hole rect (at 0 0 90) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 71 /PMOD_1))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(pad 2 thru_hole oval (at 0 2.54 90) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 69 /PMOD_2))
(pad 3 thru_hole oval (at 0 5.08 90) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 70 /PMOD_3))
(pad 4 thru_hole oval (at 0 7.62 90) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 68 /PMOD_4))
(pad 5 thru_hole oval (at 0 10.16 90) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 2 GND))
(pad 6 thru_hole oval (at 0 12.7 90) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 3 +3V3))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(module tomu-fpga:USB-B (layer F.Cu) (tedit 5BDC3E7B) (tstamp 5BED8C50)
hardware: pcb: increase USB connector size It was only 11.3mm before. Make it 11.7mm, and center it. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 11:47:24 +00:00
(at 105.605887 39.294365 135)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BD8B24F)
(solder_mask_margin 0.000001)
(solder_paste_margin 0.000001)
(clearance 0.000001)
hardware: pcb: fix `virtual` and `smd` designation Some components were getting added to the BOM that shouldn't have been, and some were missing from the pick-and-place file. Update the `Placement Type` to be accurate according to assembly. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 03:32:32 +00:00
(attr virtual)
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(fp_text reference U9 (at 3 2 135) (layer F.SilkS) hide
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value USB-B (at -2 2 135) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -5.8 -3.8) (end -5.8 8) (layer F.CrtYd) (width 0.3))
(fp_line (start 5.8 -3.8) (end -5.8 -3.8) (layer F.CrtYd) (width 0.3))
(fp_line (start 5.8 8) (end 5.8 -3.8) (layer F.CrtYd) (width 0.3))
(fp_line (start -5.8 8) (end 5.8 8) (layer F.CrtYd) (width 0.3))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(pad 4 smd rect (at -3.5 1.3 315) (size 2.75 9.5) (layers F.Cu F.Mask)
(net 2 GND) (solder_mask_margin 0.000001) (solder_paste_margin 0.000001) (clearance 0.000001) (zone_connect 2) (thermal_width 0.000001) (thermal_gap 0.000001))
(pad 1 smd rect (at 3.5 1.3 315) (size 2.75 9.5) (layers F.Cu F.Mask)
(net 1 +5V) (solder_mask_margin 0.000001) (solder_paste_margin 0.000001) (clearance 0.000001))
(pad 2 smd rect (at 1 3 315) (size 1.75 6.41) (layers F.Cu F.Mask)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 20 "Net-(R11-Pad2)") (solder_mask_margin 0.000001) (solder_paste_margin 0.000001) (clearance 0.000001))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(pad 3 smd rect (at -1 3 315) (size 1.75 6.41) (layers F.Cu F.Mask)
(net 21 "Net-(R12-Pad2)") (solder_mask_margin 0.000001) (solder_paste_margin 0.000001) (clearance 0.000001))
(pad 4 smd trapezoid (at -3.5 6.7 315) (size 1.375 1.3) (rect_delta 0 1.374 ) (layers F.Cu F.Mask)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 2 GND) (solder_mask_margin 0.000001) (solder_paste_margin 0.000001) (clearance 0.000001) (zone_connect 2) (thermal_width 0.000001) (thermal_gap 0.000001))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(pad 4 smd rect (at -2.81 6.699999 315) (size 1.375 1.3) (layers F.Cu F.Mask)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 2 GND) (solder_mask_margin 0.000001) (solder_paste_margin 0.000001) (clearance 0.000001) (zone_connect 2) (thermal_width 0.000001) (thermal_gap 0.000001))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(pad 1 smd rect (at 2.8 6.699999 315) (size 1.375 1.3) (layers F.Cu F.Mask)
(net 1 +5V) (solder_mask_margin 0.000001) (solder_paste_margin 0.000001) (clearance 0.000001) (zone_connect 2) (thermal_width 0.000001) (thermal_gap 0.000001))
(pad 1 smd trapezoid (at 3.5 6.7 315) (size 1.375 1.3) (rect_delta 0 1.374 ) (layers F.Cu F.Mask)
(net 1 +5V) (solder_mask_margin 0.000001) (solder_paste_margin 0.000001) (clearance 0.000001) (zone_connect 2) (thermal_width 0.000001) (thermal_gap 0.000001))
)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(module tomu-fpga:SPST-NO-Button (layer F.Cu) (tedit 5BE65A0F) (tstamp 5BED8C6C)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(at 88 37 180)
(path /5C1DD9BA)
hardware: pcb: fix `virtual` and `smd` designation Some components were getting added to the BOM that shouldn't have been, and some were missing from the pick-and-place file. Update the `Placement Type` to be accurate according to assembly. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 03:32:32 +00:00
(attr smd)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(fp_text reference SW3 (at -0.25 -0.25 180) (layer F.SilkS)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(fp_text value 6 (at 0 -6 180) (layer F.SilkS)
(effects (font (size 2 2) (thickness 0.25)))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
)
(fp_line (start -4.6 3) (end -4.6 -3.1) (layer F.CrtYd) (width 0.2))
(fp_line (start 4.6 3) (end -4.6 3) (layer F.CrtYd) (width 0.2))
(fp_line (start 4.6 -3.1) (end 4.6 3) (layer F.CrtYd) (width 0.2))
(fp_line (start -4.6 -3.1) (end 4.6 -3.1) (layer F.CrtYd) (width 0.2))
(fp_line (start -1 -2.8) (end 0.7 -2.8) (layer F.SilkS) (width 0.2))
(fp_line (start 4.3 1) (end 4.3 -1.1) (layer F.SilkS) (width 0.2))
(fp_line (start -1 2.7) (end 0.7 2.7) (layer F.SilkS) (width 0.2))
(fp_line (start -4.3 1) (end -4.3 -1.1) (layer F.SilkS) (width 0.2))
(pad 1 smd rect (at -3.2 -1.9 180) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
(net 43 "Net-(SW3-Pad1)") (solder_mask_margin 0.07))
(pad 3 smd rect (at -3.2 1.9 180) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
(net 2 GND) (solder_mask_margin 0.07))
(pad 2 smd rect (at 3.2 -1.9 180) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
(net 43 "Net-(SW3-Pad1)") (solder_mask_margin 0.07))
(pad 4 smd rect (at 3.2 1.9 180) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
(net 2 GND) (solder_mask_margin 0.07))
(model Buttons_Switches_SMD.3dshapes/SW_SPST_PTS645.wrl
(at (xyz 0 0 0))
(scale (xyz 0.8 0.8 0.25))
(rotate (xyz 0 0 0))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
)
(module tomu-fpga:XTAL-2520 (layer F.Cu) (tedit 5BDA984C) (tstamp 5BED8C44)
(at 74 52.4)
(path /5C0E8D0F)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference U7 (at -1 1.8) (layer F.SilkS)
(effects (font (size 0.5 0.5) (thickness 0.1)))
)
(fp_text value "Crystal Oscillator" (at 0 1.7) (layer F.Fab)
(effects (font (size 0.2 0.2) (thickness 0.05)))
)
(fp_line (start -1.5 -1.3) (end 1.5 -1.3) (layer F.CrtYd) (width 0.03))
(fp_line (start 1.5 -1.3) (end 1.5 1.3) (layer F.CrtYd) (width 0.03))
(fp_line (start 1.5 1.3) (end -1.5 1.3) (layer F.CrtYd) (width 0.03))
(fp_line (start -1.5 1.3) (end -1.5 -1.3) (layer F.CrtYd) (width 0.03))
(pad 3 smd rect (at 0.925 0.725 180) (size 0.9 0.8) (layers F.Cu F.Paste F.Mask)
(net 19 "Net-(R7-Pad1)"))
(pad 2 smd rect (at 0.925 -0.725 180) (size 0.9 0.8) (layers F.Cu F.Paste F.Mask)
(net 2 GND))
(pad 1 smd rect (at -0.925 -0.725 180) (size 0.9 0.8) (layers F.Cu F.Paste F.Mask)
(net 3 +3V3))
(pad 4 smd rect (at -0.925 0.725 180) (size 0.9 0.8) (layers F.Cu F.Paste F.Mask)
(net 3 +3V3))
(pad "" smd circle (at -1.5 -1.3 180) (size 0.3 0.3) (layers F.SilkS))
(model ${KISYS3DMOD}/Oscillators.3dshapes/Oscillator_SMD_TCXO_G158.wrl
(at (xyz 0 0 0))
(scale (xyz 0.11 0.18 0.1))
(rotate (xyz 0 0 0))
)
)
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED9067)
(at 79 67)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BECECF0)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C27 (at 3.5 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 10nF, 10V, X5R, 20%" (at 0 1.65) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 5 +2V5))
(pad 2 smd roundrect (at 1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(net 2 GND))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED9056)
(at 84 51)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C7EE944)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C26 (at 3.5 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 10nF, 10V, X5R, 20%" (at 0 1.65) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 3 +3V3))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED9045)
(at 79 69)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BECED7C)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C25 (at 3.5 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_text user %R (at 0 0) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 5 +2V5))
(pad 2 smd roundrect (at 1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED9034)
(at 84 49)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C7EE93E)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C24 (at 3.5 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 3 +3V3))
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED9023)
(at 87 62 270)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BE5ACB9)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C23 (at -3.5 0 270) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 100nF, 10V, X5R, 20% (DNP)" (at 0 1.65 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_text user %R (at 0 0 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 42 /VCCPLL))
(pad 2 smd roundrect (at 1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED9012)
(at 89 62.025 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BE5AF99)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C22 (at 3.525 0 90) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 10uF, 10V, X5R, 20% (DNP)" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 42 /VCCPLL))
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED9001)
(at 79 71)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C52D560)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C21 (at 3.5 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value "0805, 100nF, 10V, X5R, 20%" (at 0 1.65) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(fp_text user %R (at 0 0) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 5 +2V5))
(pad 2 smd roundrect (at 1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 2 GND))
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BFE670D)
(at 64 61.6 90)
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
(path /5C5E5A07)
(attr smd)
(fp_text reference C20 (at -3.4 0 90) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value "0805, 100nF, 10V, X5R, 20%" (at 0 1.65 90) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text user %R (at 0 0 90) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 4 +1V2))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED8FDF)
(at 91 62.025 270)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BDC7C63)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C19 (at -3.525 0 270) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 42 /VCCPLL))
(pad 2 smd roundrect (at 1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(net 2 GND))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED8FCE)
(at 62 61.6 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C64A04D)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C18 (at -3.4 0 90) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 10nF, 10V, X5R, 20%" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 4 +1V2))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BFE6E5D)
(at 60 61.6 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C64A110)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C17 (at -3.4 0 90) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(fp_text user %R (at 0 0 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 4 +1V2))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED9A67)
(at 91 66 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BDC7CFF)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C16 (at -3.5 0 90) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 1 +5V))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BEDA165)
(at 65 55 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C71BAD4)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C14 (at 3.5 0 90) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 10nF, 10V, X5R, 20%" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_text user %R (at 0 0 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 3 +3V3))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 2 GND))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED8F8A)
(at 67 55 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
(path /5C71BB44)
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C15 (at 3.5 0 90) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 100nF, 10V, X5R, 20%" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 3 +3V3))
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BFE7834)
(at 63 55 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C71BA4C)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C13 (at 3.5 0 90) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(fp_text user %R (at 0 0 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 3 +3V3))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED8F68)
(at 72.4 49.2 270)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C1F1DFB)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C11 (at 0 -1.8 270) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 100nF, 10V, X5R, 20%" (at 0 1.65 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text user %R (at 0 0 270) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(pad 2 smd roundrect (at 1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 3 +3V3))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(pad 1 smd roundrect (at -1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 2 GND))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED9EFE)
(at 84.95 75)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BD6F643)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C10 (at -3.45 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_text user %R (at 0 0) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 5 +2V5))
(pad 2 smd roundrect (at 1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BFE6BD8)
(at 61 55 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BD6FE8F)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C9 (at -2.5 0 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(fp_text user %R (at 0 0 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 3 +3V3))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BFE77F2)
(at 55.4 61.625 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BD700C8)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C8 (at -2.875 0.1 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_text user %R (at 0 0 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 4 +1V2))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 2 GND))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED8F24)
(at 74.25 71.75 180)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C8902B6)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C7 (at 3 0 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 100nF, 10V, X5R, 20%" (at 0 1.65 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 3 +3V3))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED8F13)
(at 74.25 69.75 180)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C8902B0)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C6 (at 3 0 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 10nF, 10V, X5R, 20%" (at 0 1.65 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_text user %R (at 0 0 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 3 +3V3))
(pad 2 smd roundrect (at 1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED8F02)
(at 74.25 67.75 180)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C8902AA)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C5 (at 3 0 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text user %R (at 0 0 180) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(pad 2 smd roundrect (at 1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 2 GND))
(pad 1 smd roundrect (at -1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 3 +3V3))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED9E88)
(at 45 63 180)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BE02A6F)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C4 (at -3 0 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 100nF, 10V, X5R, 20%" (at 0 1.65 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_text user %R (at 0 0 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 3 +3V3))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 2 GND))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED8EE0)
(at 88.975 75 180)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BD7909F)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C3 (at -3.025 0 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 1 +5V))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BEDAB71)
(at 61 51 270)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BD861AF)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C2 (at -2.5 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_text user %R (at 0 0 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 1 +5V))
(pad 2 smd roundrect (at 1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED8EBE)
(at 55.4 57.575 270)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BD80E21)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C1 (at -2.575 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1uF, 10V, X5R, 20%" (at 0 1.65 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(fp_text user %R (at 0 0 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(pad 2 smd roundrect (at 1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(pad 1 smd roundrect (at -1.025 0 270) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 1 +5V))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951B1) (tstamp 5BED8EAD)
(at 84 53)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Capacitor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "capacitor handsolder")
(path /5C7EE94A)
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference C28 (at 3.5 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 100nF, 10V, X5R, 20%" (at 0 1.65) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_text user %R (at 0 0) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 3 +3V3))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 2 GND))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/C_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:LED-RGB-5DS-UHD1110-FKA (layer F.Cu) (tedit 5BD93E3D) (tstamp 5BED8E9C)
(at 77 53 90)
(path /5BD90F18)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference U10 (at -0.1 0.8 90) (layer F.SilkS)
(effects (font (size 0.2 0.2) (thickness 0.05)))
)
(fp_text value RGB-LED (at 0.1 -0.7 90) (layer F.Fab)
(effects (font (size 0.2 0.2) (thickness 0.05)))
)
(fp_line (start -0.6 -0.6) (end 0.6 -0.6) (layer F.CrtYd) (width 0.03))
(fp_line (start 0.6 -0.6) (end 0.6 0.6) (layer F.CrtYd) (width 0.03))
(fp_line (start 0.6 0.6) (end -0.6 0.6) (layer F.CrtYd) (width 0.03))
(fp_line (start -0.6 0.6) (end -0.6 -0.6) (layer F.CrtYd) (width 0.03))
(pad 1 smd rect (at -0.3 -0.3 90) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
(net 47 /LED_B))
(pad 2 smd rect (at 0.3 -0.3 90) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
(net 46 /LED_G))
(pad 3 smd rect (at -0.3 0.3 90) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
(net 45 /LED_R))
(pad 4 smd rect (at 0.3 0.3 90) (size 0.4 0.4) (layers F.Cu F.Paste F.Mask)
(net 3 +3V3))
(pad "" smd circle (at -0.8 -0.3 270) (size 0.3 0.3) (layers F.SilkS))
(model ${KISYS3DMOD}/LEDs.3dshapes/LED_WS2812B-PLCC4.wrl
(offset (xyz 0 0 -0.03))
(scale (xyz 0.07000000000000001 0.07000000000000001 0.05))
(rotate (xyz 0 0 0))
)
)
(module tomu-fpga:LED_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD95217) (tstamp 5BED8E8F)
(at 83 77 180)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "LED SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "LED handsolder")
(path /5D1C64EF)
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference D1 (at 2.9 -0.1 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(fp_text value "Power LED" (at 0 1.65 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start 1 -0.6) (end -0.7 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.7 -0.6) (end -1 -0.3) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.3) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.96) (end -1.86 -0.96) (layer F.SilkS) (width 0.12))
(fp_line (start -1.86 -0.96) (end -1.86 0.96) (layer F.SilkS) (width 0.12))
(fp_line (start -1.86 0.96) (end 1 0.96) (layer F.SilkS) (width 0.12))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(fp_text user %R (at 0 0 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(pad 1 smd roundrect (at -1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 6 "Net-(D1-Pad1)"))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 5 +2V5))
(pad "" smd circle (at -2.2 0) (size 0.3 0.3) (layers F.SilkS))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/LED_0805.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:MEMS-20005625B (layer F.Cu) (tedit 5BD93E78) (tstamp 5BED8E7B)
(at 71.6 52 270)
(path /5BDD6B36)
(fp_text reference U6 (at 0.2 1.1 270) (layer F.SilkS)
(effects (font (size 0.5 0.5) (thickness 0.1)))
)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(fp_text value "MEMS Oscillator (DNP)" (at 0.3 2.2 270) (layer F.Fab)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(effects (font (size 1 1) (thickness 0.25)))
)
(fp_line (start -0.9 -0.7) (end 1 -0.7) (layer F.CrtYd) (width 0.03))
(fp_line (start 1 -0.7) (end 1 0.7) (layer F.CrtYd) (width 0.03))
(fp_line (start 1 0.7) (end -0.9 0.7) (layer F.CrtYd) (width 0.03))
(fp_line (start -0.9 0.7) (end -0.9 -0.7) (layer F.CrtYd) (width 0.03))
(pad 1 smd rect (at -0.49 0.375 270) (size 0.3 0.5) (layers F.Cu F.Paste F.Mask)
(net 3 +3V3))
(pad 2 smd rect (at 0.6 0.375 270) (size 0.35 0.5) (layers F.Cu F.Paste F.Mask)
(net 2 GND))
(pad 3 smd rect (at 0.6 -0.375 270) (size 0.35 0.5) (layers F.Cu F.Paste F.Mask)
(net 40 "Net-(R6-Pad1)"))
(pad 4 smd rect (at -0.6 -0.375 270) (size 0.35 0.5) (layers F.Cu F.Paste F.Mask)
(net 3 +3V3))
(pad 1 smd trapezoid (at -0.641 0.56 90) (size 0.13 0.13) (rect_delta 0 0.129 ) (layers F.Cu F.Paste F.Mask)
(net 3 +3V3))
(pad 1 smd rect (at -0.705 0.31 270) (size 0.13 0.37) (layers F.Cu F.Paste F.Mask)
(net 3 +3V3))
(pad "" smd circle (at -1.1 0.4 90) (size 0.3 0.3) (layers F.SilkS))
(model ${KISYS3DMOD}/Oscillators.3dshapes/Oscillator_SMD_TCXO_G158.wrl
(at (xyz 0 0 0))
(scale (xyz 0.06 0.1 0.05))
(rotate (xyz 0 0 0))
)
)
(module tomu-fpga:PinHeader_2x20_P2.54mm_Vertical (layer F.Cu) (tedit 5BDAEBF4) (tstamp 5BED8E6C)
(at 75 75 270)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Through hole straight pin header, 2x20, 2.54mm pitch, double rows")
(tags "Through hole pin header THT 2x20 2.54mm double row")
(path /5C14D2BF)
hardware: pcb: fix `virtual` and `smd` designation Some components were getting added to the BOM that shouldn't have been, and some were missing from the pick-and-place file. Update the `Placement Type` to be accurate according to assembly. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 03:32:32 +00:00
(attr virtual)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference J1 (at 1.27 -2.33 270) (layer F.SilkS) hide
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value Raspberry_Pi_2_3 (at 1.27 50.59 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start 0 -1.27) (end 3.81 -1.27) (layer F.Fab) (width 0.1))
(fp_line (start 3.81 -1.27) (end 3.81 49.53) (layer F.Fab) (width 0.1))
(fp_line (start 3.81 49.53) (end -1.27 49.53) (layer F.Fab) (width 0.1))
(fp_line (start -1.27 49.53) (end -1.27 0) (layer F.Fab) (width 0.1))
(fp_line (start -1.27 0) (end 0 -1.27) (layer F.Fab) (width 0.1))
(fp_line (start -1.33 49.59) (end 3.87 49.59) (layer F.SilkS) (width 0.12))
(fp_line (start -1.33 1.27) (end -1.33 49.59) (layer F.SilkS) (width 0.12))
(fp_line (start 3.87 -1.33) (end 3.87 49.59) (layer F.SilkS) (width 0.12))
(fp_line (start -1.33 1.27) (end 1.27 1.27) (layer F.SilkS) (width 0.12))
(fp_line (start 1.27 1.27) (end 1.27 -1.33) (layer F.SilkS) (width 0.12))
(fp_line (start 1.27 -1.33) (end 3.87 -1.33) (layer F.SilkS) (width 0.12))
(fp_line (start -1.33 0) (end -1.33 -1.33) (layer F.SilkS) (width 0.12))
(fp_line (start -1.33 -1.33) (end 0 -1.33) (layer F.SilkS) (width 0.12))
(fp_line (start -1.8 -1.8) (end -1.8 50.05) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.8 50.05) (end 4.35 50.05) (layer F.CrtYd) (width 0.05))
(fp_line (start 4.35 50.05) (end 4.35 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start 4.35 -1.8) (end -1.8 -1.8) (layer F.CrtYd) (width 0.05))
(fp_text user %R (at 1.27 24.13) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 thru_hole rect (at 0 0 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 16 "Net-(J1-Pad1)"))
(pad 2 thru_hole oval (at 2.54 0 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 1 +5V))
(pad 3 thru_hole oval (at 0 2.54 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 38 /DBG_7))
(pad 4 thru_hole oval (at 2.54 2.54 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 1 +5V))
(pad 5 thru_hole oval (at 0 5.08 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 37 /DBG_8))
(pad 6 thru_hole oval (at 2.54 5.08 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 7 thru_hole oval (at 0 7.62 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 36 /DBG_9))
(pad 8 thru_hole oval (at 2.54 7.62 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 15 /UART_TX))
(pad 9 thru_hole oval (at 0 10.16 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 10 thru_hole oval (at 2.54 10.16 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 14 /UART_RX))
(pad 11 thru_hole oval (at 0 12.7 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 13 /CDONE))
(pad 12 thru_hole oval (at 2.54 12.7 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 12 /DBG_4))
(pad 13 thru_hole oval (at 0 15.24 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 11 /CRESET))
(pad 14 thru_hole oval (at 2.54 15.24 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 15 thru_hole oval (at 0 17.78 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 10 /DBG_1))
(pad 16 thru_hole oval (at 2.54 17.78 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 67 "Net-(J1-Pad16)"))
(pad 17 thru_hole oval (at 0 20.32 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 9 "Net-(J1-Pad17)"))
(pad 18 thru_hole oval (at 2.54 20.32 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 8 /SPI_IO2))
(pad 19 thru_hole oval (at 0 22.86 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 7 /SPI_MOSI))
(pad 20 thru_hole oval (at 2.54 22.86 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 21 thru_hole oval (at 0 25.4 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 28 /SPI_MISO))
(pad 22 thru_hole oval (at 2.54 25.4 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 30 /SPI_IO3))
(pad 23 thru_hole oval (at 0 27.94 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 29 /SPI_CLK))
(pad 24 thru_hole oval (at 2.54 27.94 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 17 /SPI_CS))
(pad 25 thru_hole oval (at 0 30.48 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 26 thru_hole oval (at 2.54 30.48 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 35 /DBG_10))
(pad 27 thru_hole oval (at 0 33.02 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 57 "Net-(J1-Pad27)"))
(pad 28 thru_hole oval (at 2.54 33.02 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 56 "Net-(J1-Pad28)"))
(pad 29 thru_hole oval (at 0 35.56 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 55 "Net-(J1-Pad29)"))
(pad 30 thru_hole oval (at 2.54 35.56 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 31 thru_hole oval (at 0 38.1 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 54 "Net-(J1-Pad31)"))
(pad 32 thru_hole oval (at 2.54 38.1 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 53 "Net-(J1-Pad32)"))
(pad 33 thru_hole oval (at 0 40.64 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 52 "Net-(J1-Pad33)"))
(pad 34 thru_hole oval (at 2.54 40.64 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 35 thru_hole oval (at 0 43.18 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 51 "Net-(J1-Pad35)"))
(pad 36 thru_hole oval (at 2.54 43.18 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 39 "Net-(J1-Pad36)"))
(pad 37 thru_hole oval (at 0 45.72 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 60 "Net-(J1-Pad37)"))
(pad 38 thru_hole oval (at 2.54 45.72 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 50 "Net-(J1-Pad38)"))
(pad 39 thru_hole oval (at 0 48.26 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 40 thru_hole oval (at 2.54 48.26 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
(net 59 "Net-(J1-Pad40)"))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:QFN-48-1EP_7x7mm_P0.5mm_EP5.6x5.6mm (layer F.Cu) (tedit 5BD9505B) (tstamp 5BED8E2E)
(at 74 60)
(descr "QFN, 48 Pin (http://www.st.com/resource/en/datasheet/stm32f042k6.pdf (Page 94)), generated with kicad-footprint-generator ipc_dfn_qfn_generator.py")
(tags "QFN DFN_QFN")
(path /5C122971)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference U5 (at 3.3 4.9) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value ICE40UP5K-SG48I (at 0 4.82) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start 3.135 -3.61) (end 3.61 -3.61) (layer F.SilkS) (width 0.12))
(fp_line (start 3.61 -3.61) (end 3.61 -3.135) (layer F.SilkS) (width 0.12))
(fp_line (start -3.135 3.61) (end -3.61 3.61) (layer F.SilkS) (width 0.12))
(fp_line (start -3.61 3.61) (end -3.61 3.135) (layer F.SilkS) (width 0.12))
(fp_line (start 3.135 3.61) (end 3.61 3.61) (layer F.SilkS) (width 0.12))
(fp_line (start 3.61 3.61) (end 3.61 3.135) (layer F.SilkS) (width 0.12))
(fp_line (start -3.135 -3.61) (end -3.61 -3.61) (layer F.SilkS) (width 0.12))
(fp_line (start -2.5 -3.5) (end 3.5 -3.5) (layer F.Fab) (width 0.1))
(fp_line (start 3.5 -3.5) (end 3.5 3.5) (layer F.Fab) (width 0.1))
(fp_line (start 3.5 3.5) (end -3.5 3.5) (layer F.Fab) (width 0.1))
(fp_line (start -3.5 3.5) (end -3.5 -2.5) (layer F.Fab) (width 0.1))
(fp_line (start -3.5 -2.5) (end -2.5 -3.5) (layer F.Fab) (width 0.1))
(fp_line (start -4.12 -4.12) (end -4.12 4.12) (layer F.CrtYd) (width 0.05))
(fp_line (start -4.12 4.12) (end 4.12 4.12) (layer F.CrtYd) (width 0.05))
(fp_line (start 4.12 4.12) (end 4.12 -4.12) (layer F.CrtYd) (width 0.05))
(fp_line (start 4.12 -4.12) (end -4.12 -4.12) (layer F.CrtYd) (width 0.05))
(fp_text user %R (at 0 0) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 49 smd roundrect (at 0 0) (size 5.6 5.6) (layers F.Cu F.Mask) (roundrect_rratio 0.044643)
(net 2 GND))
(pad "" smd roundrect (at -2.1 -2.1) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at -2.1 -0.7) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at -2.1 0.7) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at -2.1 2.1) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at -0.7 -2.1) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at -0.7 -0.7) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at -0.7 0.7) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at -0.7 2.1) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at 0.7 -2.1) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at 0.7 -0.7) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at 0.7 0.7) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at 0.7 2.1) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at 2.1 -2.1) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at 2.1 -0.7) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at 2.1 0.7) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad "" smd roundrect (at 2.1 2.1) (size 1.13 1.13) (layers F.Paste) (roundrect_rratio 0.221239))
(pad 1 smd roundrect (at -3.4375 -2.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 3 +3V3))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at -3.4375 -2.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 63 "Net-(U5-Pad2)"))
(pad 3 smd roundrect (at -3.4375 -1.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 64 "Net-(U5-Pad3)"))
(pad 4 smd roundrect (at -3.4375 -1.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 65 "Net-(U5-Pad4)"))
(pad 5 smd roundrect (at -3.4375 -0.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 4 +1V2))
(pad 6 smd roundrect (at -3.4375 -0.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 66 "Net-(U5-Pad6)"))
(pad 7 smd roundrect (at -3.4375 0.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 13 /CDONE))
(pad 8 smd roundrect (at -3.4375 0.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 11 /CRESET))
(pad 9 smd roundrect (at -3.4375 1.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 35 /DBG_10))
(pad 10 smd roundrect (at -3.4375 1.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 10 /DBG_1))
(pad 11 smd roundrect (at -3.4375 2.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 36 /DBG_9))
(pad 12 smd roundrect (at -3.4375 2.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 37 /DBG_8))
(pad 13 smd roundrect (at -2.75 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 14 /UART_RX))
(pad 14 smd roundrect (at -2.25 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 7 /SPI_MOSI))
(pad 15 smd roundrect (at -1.75 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 29 /SPI_CLK))
(pad 16 smd roundrect (at -1.25 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 17 /SPI_CS))
(pad 17 smd roundrect (at -0.75 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 28 /SPI_MISO))
(pad 18 smd roundrect (at -0.25 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 8 /SPI_IO2))
(pad 19 smd roundrect (at 0.25 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 30 /SPI_IO3))
(pad 20 smd roundrect (at 0.75 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 38 /DBG_7))
(pad 21 smd roundrect (at 1.25 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 15 /UART_TX))
(pad 22 smd roundrect (at 1.75 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 3 +3V3))
(pad 23 smd roundrect (at 2.25 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 12 /DBG_4))
(pad 24 smd roundrect (at 2.75 3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 5 +2V5))
(pad 25 smd roundrect (at 3.4375 2.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 71 /PMOD_1))
(pad 26 smd roundrect (at 3.4375 2.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 69 /PMOD_2))
(pad 27 smd roundrect (at 3.4375 1.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 70 /PMOD_3))
(pad 28 smd roundrect (at 3.4375 1.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 68 /PMOD_4))
(pad 29 smd roundrect (at 3.4375 0.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 42 /VCCPLL))
(pad 30 smd roundrect (at 3.4375 0.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 4 +1V2))
(pad 31 smd roundrect (at 3.4375 -0.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 58 "Net-(U5-Pad31)"))
(pad 32 smd roundrect (at 3.4375 -0.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 49 "Net-(U5-Pad32)"))
(pad 33 smd roundrect (at 3.4375 -1.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 3 +3V3))
(pad 34 smd roundrect (at 3.4375 -1.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(net 23 /ICE_USBP))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 35 smd roundrect (at 3.4375 -2.25) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 61 /PU_CTRL_USBP))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(pad 36 smd roundrect (at 3.4375 -2.75) (size 0.875 0.25) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 62 /PU_CTRL_USBN))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 37 smd roundrect (at 2.75 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(net 22 /ICE_USBN))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 38 smd roundrect (at 2.25 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 43 "Net-(SW3-Pad1)"))
(pad 39 smd roundrect (at 1.75 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 45 /LED_R))
(pad 40 smd roundrect (at 1.25 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 47 /LED_B))
(pad 41 smd roundrect (at 0.75 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 46 /LED_G))
(pad 42 smd roundrect (at 0.25 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 44 "Net-(SW4-Pad1)"))
(pad 43 smd roundrect (at -0.25 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 48 "Net-(U5-Pad43)"))
(pad 44 smd roundrect (at -0.75 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 18 /OSC_IN))
(pad 45 smd roundrect (at -1.25 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 27 "Net-(SW2-Pad4)"))
(pad 46 smd roundrect (at -1.75 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 26 "Net-(SW2-Pad3)"))
(pad 47 smd roundrect (at -2.25 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 25 "Net-(SW2-Pad2)"))
(pad 48 smd roundrect (at -2.75 -3.4375) (size 0.25 0.875) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
(net 24 "Net-(SW2-Pad1)"))
(pad "" smd circle (at -4.2 -2.8 180) (size 0.3 0.3) (layers F.SilkS))
(model ${KIPRJMOD}/tomu-fpga.pretty/QFN-48-1EP_7x7mm_Pitch0.5mm.wrl
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:R_0201_0603Metric (layer F.Cu) (tedit 5BDA9805) (tstamp 5BED8DD7)
(at 74.6 54.2 180)
(descr "Resistor SMD 0201 (0603 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://www.vishay.com/docs/20052/crcw0201e3.pdf), generated with kicad-footprint-generator")
(tags resistor)
(path /5C1737EA)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference R7 (at -1 0 180) (layer F.SilkS)
(effects (font (size 0.3 0.3) (thickness 0.075)))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0201, 0ohm (DNP)" (at 0 1.05 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 -0.68 180) (layer F.Fab)
(effects (font (size 0.25 0.25) (thickness 0.04)))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start 0.7 0.35) (end -0.7 0.35) (layer F.CrtYd) (width 0.05))
(fp_line (start 0.7 -0.35) (end 0.7 0.35) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.7 -0.35) (end 0.7 -0.35) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.7 0.35) (end -0.7 -0.35) (layer F.CrtYd) (width 0.05))
(fp_line (start 0.3 0.15) (end -0.3 0.15) (layer F.Fab) (width 0.1))
(fp_line (start 0.3 -0.15) (end 0.3 0.15) (layer F.Fab) (width 0.1))
(fp_line (start -0.3 -0.15) (end 0.3 -0.15) (layer F.Fab) (width 0.1))
(fp_line (start -0.3 0.15) (end -0.3 -0.15) (layer F.Fab) (width 0.1))
(pad 2 smd roundrect (at 0.32 0 180) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
(net 18 /OSC_IN))
(pad 1 smd roundrect (at -0.32 0 180) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
(net 19 "Net-(R7-Pad1)"))
(pad "" smd roundrect (at 0.345 0 180) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
(pad "" smd roundrect (at -0.345 0 180) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
(model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_0201_0603Metric.wrl
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:R_0201_0603Metric (layer F.Cu) (tedit 5BDA97FB) (tstamp 5BED8DC6)
(at 72 53.745 270)
(descr "Resistor SMD 0201 (0603 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://www.vishay.com/docs/20052/crcw0201e3.pdf), generated with kicad-footprint-generator")
(tags resistor)
(path /5C1B1B9B)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference R6 (at -1.055 0) (layer F.SilkS)
(effects (font (size 0.3 0.3) (thickness 0.075)))
)
(fp_text value "0201, 0ohm (DNP)" (at 0 1.05 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -0.3 0.15) (end -0.3 -0.15) (layer F.Fab) (width 0.1))
(fp_line (start -0.3 -0.15) (end 0.3 -0.15) (layer F.Fab) (width 0.1))
(fp_line (start 0.3 -0.15) (end 0.3 0.15) (layer F.Fab) (width 0.1))
(fp_line (start 0.3 0.15) (end -0.3 0.15) (layer F.Fab) (width 0.1))
(fp_line (start -0.7 0.35) (end -0.7 -0.35) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.7 -0.35) (end 0.7 -0.35) (layer F.CrtYd) (width 0.05))
(fp_line (start 0.7 -0.35) (end 0.7 0.35) (layer F.CrtYd) (width 0.05))
(fp_line (start 0.7 0.35) (end -0.7 0.35) (layer F.CrtYd) (width 0.05))
(fp_text user %R (at 0 -0.68 270) (layer F.Fab)
(effects (font (size 0.25 0.25) (thickness 0.04)))
)
(pad "" smd roundrect (at -0.345 0 270) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
(pad "" smd roundrect (at 0.345 0 270) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
(pad 1 smd roundrect (at -0.32 0 270) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
(net 40 "Net-(R6-Pad1)"))
(pad 2 smd roundrect (at 0.32 0 270) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
(net 18 /OSC_IN))
(model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_0201_0603Metric.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
(module tomu-fpga:R_0201_0603Metric (layer F.Cu) (tedit 5BDADBA9) (tstamp 5BED9DE3)
(at 41.75 60.75 270)
(descr "Resistor SMD 0201 (0603 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://www.vishay.com/docs/20052/crcw0201e3.pdf), generated with kicad-footprint-generator")
(tags resistor)
(path /5DB7470B)
(attr smd)
(fp_text reference R3 (at 0 -1.25) (layer F.SilkS) hide
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0201, 0ohm (DNP)" (at 0 1.05 270) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 -0.68 270) (layer F.Fab)
(effects (font (size 0.25 0.25) (thickness 0.04)))
)
(fp_line (start 0.7 0.35) (end -0.7 0.35) (layer F.CrtYd) (width 0.05))
(fp_line (start 0.7 -0.35) (end 0.7 0.35) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.7 -0.35) (end 0.7 -0.35) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.7 0.35) (end -0.7 -0.35) (layer F.CrtYd) (width 0.05))
(fp_line (start 0.3 0.15) (end -0.3 0.15) (layer F.Fab) (width 0.1))
(fp_line (start 0.3 -0.15) (end 0.3 0.15) (layer F.Fab) (width 0.1))
(fp_line (start -0.3 -0.15) (end 0.3 -0.15) (layer F.Fab) (width 0.1))
(fp_line (start -0.3 0.15) (end -0.3 -0.15) (layer F.Fab) (width 0.1))
(pad 2 smd roundrect (at 0.32 0 270) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
(net 41 "Net-(R13-Pad1)"))
(pad 1 smd roundrect (at -0.32 0 270) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 3 +3V3))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad "" smd roundrect (at 0.345 0 270) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
(pad "" smd roundrect (at -0.345 0 270) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
(model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_0201_0603Metric.wrl
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:R_0201_0603Metric (layer F.Cu) (tedit 5BDADBA2) (tstamp 5BED9DB3)
(at 38.75 60.82 90)
(descr "Resistor SMD 0201 (0603 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://www.vishay.com/docs/20052/crcw0201e3.pdf), generated with kicad-footprint-generator")
(tags resistor)
(path /5DBF79F0)
(attr smd)
(fp_text reference R13 (at 0 -1.75 180) (layer F.SilkS) hide
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value "0201, 0ohm (DNP)" (at 0 1.05 90) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start -0.3 0.15) (end -0.3 -0.15) (layer F.Fab) (width 0.1))
(fp_line (start -0.3 -0.15) (end 0.3 -0.15) (layer F.Fab) (width 0.1))
(fp_line (start 0.3 -0.15) (end 0.3 0.15) (layer F.Fab) (width 0.1))
(fp_line (start 0.3 0.15) (end -0.3 0.15) (layer F.Fab) (width 0.1))
(fp_line (start -0.7 0.35) (end -0.7 -0.35) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.7 -0.35) (end 0.7 -0.35) (layer F.CrtYd) (width 0.05))
(fp_line (start 0.7 -0.35) (end 0.7 0.35) (layer F.CrtYd) (width 0.05))
(fp_line (start 0.7 0.35) (end -0.7 0.35) (layer F.CrtYd) (width 0.05))
(fp_text user %R (at 0 -0.68 90) (layer F.Fab)
(effects (font (size 0.25 0.25) (thickness 0.04)))
)
(pad "" smd roundrect (at -0.345 0 90) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
(pad "" smd roundrect (at 0.345 0 90) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
(pad 1 smd roundrect (at -0.32 0 90) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
(net 41 "Net-(R13-Pad1)"))
(pad 2 smd roundrect (at 0.32 0 90) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
(net 2 GND))
(model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_0201_0603Metric.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
(module tomu-fpga:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951E7) (tstamp 5BED8D93)
(at 85 60 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Resistor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "resistor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BF5243E)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference R10 (at 3.5 0 90) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 100ohm, 1/16W, 1% (DNP)" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(fp_text user %R (at 0 0 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 42 /VCCPLL))
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 4 +1V2))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/R_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951E7) (tstamp 5BED9E13)
(at 40.25 62 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Resistor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "resistor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C493DB2)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference R5 (at -1.25 1.75) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 10k, 1/16W" (at 0 1.65 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text user %R (at 0 0 90) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(pad 2 smd roundrect (at 1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 41 "Net-(R13-Pad1)"))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(pad 1 smd roundrect (at -1.025 0 90) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 17 /SPI_CS))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/R_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951E7) (tstamp 5BED8D71)
(at 35.225 50.5)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Resistor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "resistor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C41A61D)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference R4 (at -2.975 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 10k, 1/16W (DNP)" (at 0 1.65) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_text user %R (at 0 0) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 3 +3V3))
(pad 2 smd roundrect (at 1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 13 /CDONE))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/R_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951E7) (tstamp 5BED8D60)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(at 98.275216 44.724784 45)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Resistor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "resistor handsolder")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5C39F47B)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference R8 (at -3.14632 0 45) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1.5k, 1/16W, 1%" (at 0 1.65 45) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 45) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(pad 2 smd roundrect (at 1.024999 0 45) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 20 "Net-(R11-Pad2)"))
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(pad 1 smd roundrect (at -1.024999 0 45) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 62 /PU_CTRL_USBN))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/R_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(module tomu-fpga:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951E7) (tstamp 5C05BEFB)
(at 96.824784 43.275216 45)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Resistor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "resistor handsolder")
(path /5BDB01D9)
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference R11 (at -3.499873 0 45) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 22ohm, 1/16W, 1%" (at 0 1.65 45) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_text user %R (at 0 0 45) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(pad 1 smd roundrect (at -1.024999 0 45) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 22 /ICE_USBN))
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(pad 2 smd roundrect (at 1.024999 0 45) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 20 "Net-(R11-Pad2)"))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/R_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(module tomu-fpga:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951E7) (tstamp 5C05BF8D)
(at 101.2 47.6 45)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "Resistor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "resistor handsolder")
(path /5BDB00B1)
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference R12 (at -3.571195 0 45) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 22ohm, 1/16W, 1%" (at 0 1.65 45) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 45) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 2 smd roundrect (at 1.024999 0 45) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 21 "Net-(R12-Pad2)"))
(pad 1 smd roundrect (at -1.024999 0 45) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 23 /ICE_USBP))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(model ${KIPRJMOD}/tomu-fpga.pretty/R_0805_HandSoldering.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951E7) (tstamp 5BED8D2D)
(at 35.25 52.5)
(descr "Resistor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "resistor handsolder")
(path /5C0F3302)
(attr smd)
(fp_text reference R1 (at -3 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 10k, 1/16W" (at 0 1.65) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_text user %R (at 0 0) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.08)))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd roundrect (at -1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 11 /CRESET))
(pad 2 smd roundrect (at 1.025 0) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 3 +3V3))
(model ${KIPRJMOD}/tomu-fpga.pretty/R_0805_HandSoldering.wrl
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(at (xyz 0 0 0))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(scale (xyz 1 1 1))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951E7) (tstamp 5BED8D1C)
(at 87.025 77 180)
(descr "Resistor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "resistor handsolder")
(path /5D1C6F06)
(attr smd)
(fp_text reference R2 (at -2.875 -0.1 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1.5k, 1/16W, 1%" (at 0 1.65 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 180) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.08)))
)
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(pad 2 smd roundrect (at 1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 6 "Net-(D1-Pad1)"))
(pad 1 smd roundrect (at -1.025 0 180) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
(net 2 GND))
(model ${KIPRJMOD}/tomu-fpga.pretty/R_0805_HandSoldering.wrl
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(at (xyz 0 0 0))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(scale (xyz 1 1 1))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder (layer F.Cu) (tedit 5BD951E7) (tstamp 5BED8D0B)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(at 99.8 46.2 45)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(descr "Resistor SMD 0805 (2012 Metric), square (rectangular) end terminal, IPC_7351 nominal with elongated pad for handsoldering. (Body size source: https://docs.google.com/spreadsheets/d/1BsfQQcO9C6DZCsRaXUlFlo91Tg2WpOkGARC1WS5S8t0/edit?usp=sharing), generated with kicad-footprint-generator")
(tags "resistor handsolder")
(path /5BDC6632)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference R9 (at -3.217641 0 45) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "0805, 1.5k, 1/16W, 1%" (at 0 1.65 45) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -1 0.6) (end -1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start -1 -0.6) (end 1 -0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 -0.6) (end 1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start 1 0.6) (end -1 0.6) (layer F.Fab) (width 0.1))
(fp_line (start -0.261252 -0.71) (end 0.261252 -0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -0.261252 0.71) (end 0.261252 0.71) (layer F.SilkS) (width 0.12))
(fp_line (start -1.85 0.95) (end -1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start -1.85 -0.95) (end 1.85 -0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 -0.95) (end 1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_line (start 1.85 0.95) (end -1.85 0.95) (layer F.CrtYd) (width 0.05))
(fp_text user %R (at 0 0 45) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.08)))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(pad 1 smd roundrect (at -1.024999 0 45) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 61 /PU_CTRL_USBP))
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(pad 2 smd roundrect (at 1.024999 0 45) (size 1.15 1.4) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.217391)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(net 21 "Net-(R12-Pad2)"))
(model ${KIPRJMOD}/tomu-fpga.pretty/R_0805_HandSoldering.wrl
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:SOIC-8 (layer F.Cu) (tedit 5BD95110) (tstamp 5BED8CFA)
(at 43 67 270)
(path /5C1645BF)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference U4 (at 3.75 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "SPI Flash" (at 0 0 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -1.905 3.9) (end -2.705 3.1) (layer F.SilkS) (width 0.15))
(fp_line (start -2.705 3.1) (end -2.705 -3.9) (layer F.SilkS) (width 0.15))
(fp_line (start -2.705 -3.9) (end 2.705 -3.9) (layer F.SilkS) (width 0.15))
(fp_line (start 2.705 -3.9) (end 2.705 3.9) (layer F.SilkS) (width 0.15))
(fp_line (start 2.705 3.9) (end -1.905 3.9) (layer F.SilkS) (width 0.15))
(fp_line (start -2.85 -4.05) (end 2.85 -4.05) (layer F.CrtYd) (width 0.05))
(fp_line (start 2.85 -4.05) (end 2.85 4.05) (layer F.CrtYd) (width 0.05))
(fp_line (start 2.85 4.05) (end -2.85 4.05) (layer F.CrtYd) (width 0.05))
(fp_line (start -2.85 4.05) (end -2.85 -4.05) (layer F.CrtYd) (width 0.05))
(pad 8 smd rect (at -1.905 -2.65 270) (size 0.6 1.5) (layers F.Cu F.Paste F.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 3 +3V3))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd rect (at -1.905 2.65 270) (size 0.6 1.5) (layers F.Cu F.Paste F.Mask)
(net 17 /SPI_CS))
(pad 7 smd rect (at -0.635 -2.65 270) (size 0.6 1.5) (layers F.Cu F.Paste F.Mask)
(net 30 /SPI_IO3))
(pad 2 smd rect (at -0.635 2.65 270) (size 0.6 1.5) (layers F.Cu F.Paste F.Mask)
(net 28 /SPI_MISO))
(pad 6 smd rect (at 0.635 -2.65 270) (size 0.6 1.5) (layers F.Cu F.Paste F.Mask)
(net 29 /SPI_CLK))
(pad 3 smd rect (at 0.635 2.65 270) (size 0.6 1.5) (layers F.Cu F.Paste F.Mask)
(net 8 /SPI_IO2))
(pad 5 smd rect (at 1.905 -2.65 270) (size 0.6 1.5) (layers F.Cu F.Paste F.Mask)
(net 7 /SPI_MOSI))
(pad 4 smd rect (at 1.905 2.65 270) (size 0.6 1.5) (layers F.Cu F.Paste F.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad ~ smd circle (at -2.1 4.5 90) (size 0.6 0.6) (layers F.SilkS))
(model ${KIPRJMOD}/tomu-fpga.pretty/SOIC-8-1EP_3.9x4.9mm_Pitch1.27mm.wrl
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(rotate (xyz 0 0 -90))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:SOT-23-5_HandSoldering (layer F.Cu) (tedit 5BD952B9) (tstamp 5C00269A)
(at 94 64 90)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "5-pin SOT23 package")
(tags "SOT-23-5 hand-soldering")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BDB73B2)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference U8 (at -0.1 2.8 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value LDO-SOT23-1.2V (at 0 2.9 90) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start 2.38 1.8) (end -2.38 1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start 2.38 1.8) (end 2.38 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start -2.38 -1.8) (end -2.38 1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start -2.38 -1.8) (end 2.38 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start 0.9 -1.55) (end 0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 1.55) (end -0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start -0.9 -0.9) (end -0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 -1.55) (end -0.25 -1.55) (layer F.Fab) (width 0.1))
(fp_line (start -0.9 -0.9) (end -0.25 -1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 -1.61) (end -1.55 -1.61) (layer F.SilkS) (width 0.12))
(fp_line (start -0.9 1.61) (end 0.9 1.61) (layer F.SilkS) (width 0.12))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.075)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad "" smd circle (at -2.9 -0.9 270) (size 0.6 0.6) (layers F.SilkS))
(pad 5 smd rect (at 1.35 -0.95 90) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 42 /VCCPLL))
(pad 4 smd rect (at 1.35 0.95 90) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 34 "Net-(U8-Pad4)"))
(pad 3 smd rect (at -1.35 0.95 90) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 1 +5V))
(pad 2 smd rect (at -1.35 0 90) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd rect (at -1.35 -0.95 90) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 1 +5V))
(model ${KIPRJMOD}/tomu-fpga.pretty/SOT-23-5.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:SOT-23-5_HandSoldering (layer F.Cu) (tedit 5BD952B9) (tstamp 5BED8CCE)
(at 52.35 59.95 270)
(descr "5-pin SOT23 package")
(tags "SOT-23-5 hand-soldering")
(path /5BD6EF0E)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference U1 (at 3.05 0.1) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value LDO-SOT23-1.2V (at 0 2.9 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.075)))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -0.9 1.61) (end 0.9 1.61) (layer F.SilkS) (width 0.12))
(fp_line (start 0.9 -1.61) (end -1.55 -1.61) (layer F.SilkS) (width 0.12))
(fp_line (start -0.9 -0.9) (end -0.25 -1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 -1.55) (end -0.25 -1.55) (layer F.Fab) (width 0.1))
(fp_line (start -0.9 -0.9) (end -0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 1.55) (end -0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 -1.55) (end 0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start -2.38 -1.8) (end 2.38 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start -2.38 -1.8) (end -2.38 1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start 2.38 1.8) (end 2.38 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start 2.38 1.8) (end -2.38 1.8) (layer F.CrtYd) (width 0.05))
(pad 1 smd rect (at -1.35 -0.95 270) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 1 +5V))
(pad 2 smd rect (at -1.35 0 270) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 3 smd rect (at -1.35 0.95 270) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 1 +5V))
(pad 4 smd rect (at 1.35 0.95 270) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 31 "Net-(U1-Pad4)"))
(pad 5 smd rect (at 1.35 -0.95 270) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 4 +1V2))
(pad "" smd circle (at -2.9 -0.9 90) (size 0.6 0.6) (layers F.SilkS))
(model ${KIPRJMOD}/tomu-fpga.pretty/SOT-23-5.wrl
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(at (xyz 0 0 0))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(scale (xyz 1 1 1))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:SOT-23-5_HandSoldering (layer F.Cu) (tedit 5BD952B9) (tstamp 5BFE9971)
(at 58 53 270)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(descr "5-pin SOT23 package")
(tags "SOT-23-5 hand-soldering")
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(path /5BD6EE82)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(attr smd)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference U2 (at 3.25 0) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value LDO-SOT23-3.3V (at 0 2.9 270) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start 2.38 1.8) (end -2.38 1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start 2.38 1.8) (end 2.38 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start -2.38 -1.8) (end -2.38 1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start -2.38 -1.8) (end 2.38 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start 0.9 -1.55) (end 0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 1.55) (end -0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start -0.9 -0.9) (end -0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 -1.55) (end -0.25 -1.55) (layer F.Fab) (width 0.1))
(fp_line (start -0.9 -0.9) (end -0.25 -1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 -1.61) (end -1.55 -1.61) (layer F.SilkS) (width 0.12))
(fp_line (start -0.9 1.61) (end 0.9 1.61) (layer F.SilkS) (width 0.12))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 0.5 0.5) (thickness 0.075)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad "" smd circle (at -2.9 -0.9 90) (size 0.6 0.6) (layers F.SilkS))
(pad 5 smd rect (at 1.35 -0.95 270) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 3 +3V3))
(pad 4 smd rect (at 1.35 0.95 270) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 32 "Net-(U2-Pad4)"))
(pad 3 smd rect (at -1.35 0.95 270) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 4 +1V2))
(pad 2 smd rect (at -1.35 0 270) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 2 GND))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd rect (at -1.35 -0.95 270) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 1 +5V))
(model ${KIPRJMOD}/tomu-fpga.pretty/SOT-23-5.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:SOT-23-5_HandSoldering (layer F.Cu) (tedit 5BD952B9) (tstamp 5BED8CA2)
(at 87 72 180)
(descr "5-pin SOT23 package")
(tags "SOT-23-5 hand-soldering")
(path /5BD6EEEA)
(attr smd)
(fp_text reference U3 (at 0 3 180) (layer F.SilkS)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value LDO-SOT23-2.5V (at 0 2.9 180) (layer F.Fab)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user %R (at 0 0 270) (layer F.Fab)
(effects (font (size 0.5 0.5) (thickness 0.075)))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -0.9 1.61) (end 0.9 1.61) (layer F.SilkS) (width 0.12))
(fp_line (start 0.9 -1.61) (end -1.55 -1.61) (layer F.SilkS) (width 0.12))
(fp_line (start -0.9 -0.9) (end -0.25 -1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 -1.55) (end -0.25 -1.55) (layer F.Fab) (width 0.1))
(fp_line (start -0.9 -0.9) (end -0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 1.55) (end -0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start 0.9 -1.55) (end 0.9 1.55) (layer F.Fab) (width 0.1))
(fp_line (start -2.38 -1.8) (end 2.38 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start -2.38 -1.8) (end -2.38 1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start 2.38 1.8) (end 2.38 -1.8) (layer F.CrtYd) (width 0.05))
(fp_line (start 2.38 1.8) (end -2.38 1.8) (layer F.CrtYd) (width 0.05))
(pad 1 smd rect (at -1.35 -0.95 180) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 1 +5V))
(pad 2 smd rect (at -1.35 0 180) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 2 GND))
(pad 3 smd rect (at -1.35 0.95 180) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(net 3 +3V3))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 4 smd rect (at 1.35 0.95 180) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 33 "Net-(U3-Pad4)"))
(pad 5 smd rect (at 1.35 -0.95 180) (size 1.56 0.65) (layers F.Cu F.Paste F.Mask)
(net 5 +2V5))
(pad "" smd circle (at -2.9 -0.9) (size 0.6 0.6) (layers F.SilkS))
(model ${KIPRJMOD}/tomu-fpga.pretty/SOT-23-5.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
(rotate (xyz 0 0 0))
)
)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(module tomu-fpga:SPST-NO-Button (layer F.Cu) (tedit 5BE65A13) (tstamp 5BED8C8C)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(at 78 37 180)
(path /5C1DDAF6)
hardware: pcb: fix `virtual` and `smd` designation Some components were getting added to the BOM that shouldn't have been, and some were missing from the pick-and-place file. Update the `Placement Type` to be accurate according to assembly. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 03:32:32 +00:00
(attr smd)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(fp_text reference SW4 (at -0.25 0 180) (layer F.SilkS)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(fp_text value 5 (at -0.25 -6.25 180) (layer F.SilkS)
(effects (font (size 2 2) (thickness 0.25)))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -4.6 3) (end -4.6 -3.1) (layer F.CrtYd) (width 0.2))
(fp_line (start 4.6 3) (end -4.6 3) (layer F.CrtYd) (width 0.2))
(fp_line (start 4.6 -3.1) (end 4.6 3) (layer F.CrtYd) (width 0.2))
(fp_line (start -4.6 -3.1) (end 4.6 -3.1) (layer F.CrtYd) (width 0.2))
(fp_line (start -1 -2.8) (end 0.7 -2.8) (layer F.SilkS) (width 0.2))
(fp_line (start 4.3 1) (end 4.3 -1.1) (layer F.SilkS) (width 0.2))
(fp_line (start -1 2.7) (end 0.7 2.7) (layer F.SilkS) (width 0.2))
(fp_line (start -4.3 1) (end -4.3 -1.1) (layer F.SilkS) (width 0.2))
(pad 1 smd rect (at -3.2 -1.9 180) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
(net 44 "Net-(SW4-Pad1)") (solder_mask_margin 0.07))
(pad 3 smd rect (at -3.2 1.9 180) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
(net 2 GND) (solder_mask_margin 0.07))
(pad 2 smd rect (at 3.2 -1.9 180) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
(net 44 "Net-(SW4-Pad1)") (solder_mask_margin 0.07))
(pad 4 smd rect (at 3.2 1.9 180) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
(net 2 GND) (solder_mask_margin 0.07))
(model Buttons_Switches_SMD.3dshapes/SW_SPST_PTS645.wrl
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(at (xyz 0 0 0))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(scale (xyz 0.8 0.8 0.25))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(rotate (xyz 0 0 0))
)
)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(module tomu-fpga:SPST-NO-Button (layer F.Cu) (tedit 5BE659AD) (tstamp 5BED8C7C)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(at 32 60 270)
(path /5D126443)
hardware: pcb: fix `virtual` and `smd` designation Some components were getting added to the BOM that shouldn't have been, and some were missing from the pick-and-place file. Update the `Placement Type` to be accurate according to assembly. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 03:32:32 +00:00
(attr smd)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(fp_text reference SW1 (at -0.2 -0.1 90) (layer F.SilkS)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(fp_text value Reset (at 5.7 0) (layer F.SilkS)
(effects (font (size 1.5 1.5) (thickness 0.2)))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_line (start -4.3 1) (end -4.3 -1.1) (layer F.SilkS) (width 0.2))
(fp_line (start -1 2.7) (end 0.7 2.7) (layer F.SilkS) (width 0.2))
(fp_line (start 4.3 1) (end 4.3 -1.1) (layer F.SilkS) (width 0.2))
(fp_line (start -1 -2.8) (end 0.7 -2.8) (layer F.SilkS) (width 0.2))
(fp_line (start -4.6 -3.1) (end 4.6 -3.1) (layer F.CrtYd) (width 0.2))
(fp_line (start 4.6 -3.1) (end 4.6 3) (layer F.CrtYd) (width 0.2))
(fp_line (start 4.6 3) (end -4.6 3) (layer F.CrtYd) (width 0.2))
(fp_line (start -4.6 3) (end -4.6 -3.1) (layer F.CrtYd) (width 0.2))
(pad 4 smd rect (at 3.2 1.9 270) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
(net 2 GND) (solder_mask_margin 0.07))
(pad 2 smd rect (at 3.2 -1.9 270) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
(net 11 /CRESET) (solder_mask_margin 0.07))
(pad 3 smd rect (at -3.2 1.9 270) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
(net 2 GND) (solder_mask_margin 0.07))
(pad 1 smd rect (at -3.2 -1.9 270) (size 1.6 1) (layers F.Cu F.Paste F.Mask)
(net 11 /CRESET) (solder_mask_margin 0.07))
(model Buttons_Switches_SMD.3dshapes/SW_SPST_PTS645.wrl
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(at (xyz 0 0 0))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(scale (xyz 0.8 0.8 0.25))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(rotate (xyz 0 0 0))
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(module tomu-fpga:Touchpads (layer F.Cu) (tedit 5BD9311D) (tstamp 5BED8C5C)
(at 49 36)
(path /5BE44C19)
hardware: pcb: fix `virtual` and `smd` designation Some components were getting added to the BOM that shouldn't have been, and some were missing from the pick-and-place file. Update the `Placement Type` to be accurate according to assembly. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 03:32:32 +00:00
(attr virtual)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text reference SW2 (at -24 3 90) (layer F.SilkS) hide
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text value "Captouch Pads" (at -0.1 9) (layer F.Fab)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(effects (font (size 1 1) (thickness 0.15)))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user 1 (at -18 7) (layer F.SilkS)
(effects (font (size 2 2) (thickness 0.25)))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user 2 (at -6 7) (layer F.SilkS)
(effects (font (size 2 2) (thickness 0.25)))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user 3 (at 6 7) (layer F.SilkS)
(effects (font (size 2 2) (thickness 0.25)))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(fp_text user 4 (at 18 7) (layer F.SilkS)
(effects (font (size 2 2) (thickness 0.25)))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(pad 1 smd rect (at -18 0 180) (size 10 10) (layers F.Cu F.Mask)
(net 24 "Net-(SW2-Pad1)"))
(pad 2 smd rect (at -6 0 180) (size 10 10) (layers F.Cu F.Mask)
(net 25 "Net-(SW2-Pad2)"))
(pad 3 smd rect (at 6 0 180) (size 10 10) (layers F.Cu F.Mask)
(net 26 "Net-(SW2-Pad3)"))
(pad 4 smd rect (at 18 0 180) (size 10 10) (layers F.Cu F.Mask)
(net 27 "Net-(SW2-Pad4)"))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
hardware: pcb: update drill offset, add mfg notes Add a note indicating the PCB thickness and color. Also, move the drill origin to the lower-left corner, to aid in machine assembly. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 05:48:45 +00:00
(gr_text "PCB Thickness: 2.4mm\nSoldermask: Dark Blue\nSilk: White" (at 25.4 25.4) (layer Cmts.User)
(effects (font (size 1.5 1.5) (thickness 0.3)) (justify left))
)
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(gr_text "(c) sean@xobs.io\nApache 2.0 License" (at 96.8 55.4) (layer F.SilkS) (tstamp 5C056FAB)
(effects (font (size 0.7 0.7) (thickness 0.15)) (justify left))
)
(gr_text "Tomu FPGA EVT1\nDesigned in\nSingapore\n11/2018\ntomu.im/fpga-evt1/" (at 113.7 64.8) (layer F.SilkS)
(effects (font (size 1.3 1.3) (thickness 0.25)) (justify right))
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(gr_text "Raspberry Pi" (at 50.2 72.6) (layer F.SilkS)
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(effects (font (size 1 1) (thickness 0.2)))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
)
(gr_text PMOD (at 102.7 75.1) (layer F.SilkS)
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(effects (font (size 1 1) (thickness 0.2)))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
)
(gr_text Pwr (at 83.4 78.8) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(gr_text PU (at 43 60.75) (layer F.SilkS)
(effects (font (size 0.8 0.8) (thickness 0.1)))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(gr_text PD (at 37.5 60.75) (layer F.SilkS)
(effects (font (size 0.8 0.8) (thickness 0.1)))
)
hardware: pcb: increase USB connector size It was only 11.3mm before. Make it 11.7mm, and center it. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 11:47:24 +00:00
(gr_line (start 106.05 30.65) (end 107.65 30.65) (layer Edge.Cuts) (width 0.15))
(gr_line (start 114.35 38.95) (end 114.35 37.35) (layer Edge.Cuts) (width 0.15))
(gr_line (start 97.85 38.85) (end 89 30) (layer Edge.Cuts) (width 0.15))
(gr_line (start 106.05 30.65) (end 97.85 38.85) (layer Edge.Cuts) (width 0.15))
(gr_line (start 114.35 37.35) (end 107.65 30.65) (layer Edge.Cuts) (width 0.15))
(gr_line (start 106.15 47.15) (end 114.35 38.95) (layer Edge.Cuts) (width 0.15))
(gr_line (start 114.95 55.95) (end 106.15 47.15) (layer Edge.Cuts) (width 0.15))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(gr_line (start 25 80) (end 25 30) (layer Edge.Cuts) (width 0.15))
hardware: pcb: increase USB connector size It was only 11.3mm before. Make it 11.7mm, and center it. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 11:47:24 +00:00
(gr_line (start 114.95 80) (end 25 80) (layer Edge.Cuts) (width 0.15))
(gr_line (start 114.95 55.95) (end 114.95 80) (layer Edge.Cuts) (width 0.15))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(gr_line (start 25 30) (end 89 30) (layer Edge.Cuts) (width 0.15))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 100.9 65.35) (end 94.95 65.35) (width 0.3) (layer F.Cu) (net 1))
(segment (start 104.25 62) (end 100.9 65.35) (width 0.3) (layer F.Cu) (net 1))
(segment (start 60.625 49.975) (end 58.95 51.65) (width 0.8) (layer F.Cu) (net 1))
(segment (start 61 49.975) (end 60.625 49.975) (width 0.8) (layer F.Cu) (net 1))
(segment (start 58.95 50.07) (end 58.38 49.5) (width 0.8) (layer F.Cu) (net 1))
(segment (start 58.95 51.65) (end 58.95 50.07) (width 0.8) (layer F.Cu) (net 1))
(segment (start 55.4 55.875) (end 55.4 56.55) (width 0.8) (layer F.Cu) (net 1))
(segment (start 57.100678 49.5) (end 55.4 51.200678) (width 0.8) (layer F.Cu) (net 1))
(segment (start 58.38 49.5) (end 57.100678 49.5) (width 0.8) (layer F.Cu) (net 1))
(segment (start 55.4 56.55) (end 55.35 56.55) (width 0.8) (layer F.Cu) (net 1))
(segment (start 51.4 56.774954) (end 52.174954 56) (width 0.8) (layer F.Cu) (net 1))
(segment (start 51.4 58.6) (end 51.4 56.774954) (width 0.8) (layer F.Cu) (net 1))
(segment (start 53.395301 58.504699) (end 53.3 58.6) (width 0.8) (layer F.Cu) (net 1))
(segment (start 53.395301 56.570255) (end 53.395301 58.504699) (width 0.8) (layer F.Cu) (net 1))
(segment (start 52.825046 56) (end 53.395301 56.570255) (width 0.8) (layer F.Cu) (net 1))
(segment (start 52.573372 55.926628) (end 52.5 56) (width 0.8) (layer F.Cu) (net 1))
(segment (start 52.174954 56) (end 52.5 56) (width 0.8) (layer F.Cu) (net 1))
(segment (start 52.5 56) (end 52.825046 56) (width 0.8) (layer F.Cu) (net 1))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(via (at 99.7 50.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 104.25 52) (end 102.75 50.5) (width 0.1524) (layer F.Cu) (net 1))
(segment (start 104.25 51.75) (end 104.25 52) (width 0.3) (layer F.Cu) (net 1))
(via (at 101.25 51.75) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
(segment (start 101.75 52.25) (end 101.25 51.75) (width 0.1524) (layer F.Cu) (net 1))
(segment (start 104.25 52.25) (end 101.75 52.25) (width 0.1524) (layer F.Cu) (net 1))
(segment (start 104.25 52.25) (end 104.25 62) (width 0.3) (layer F.Cu) (net 1))
(segment (start 104.25 52) (end 104.25 52.25) (width 0.3) (layer F.Cu) (net 1))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(via (at 100.15 51.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 103.25 50.75) (end 102.5 51.5) (width 0.1524) (layer F.Cu) (net 1))
(segment (start 104.25 50.75) (end 103.25 50.75) (width 0.1524) (layer F.Cu) (net 1))
(segment (start 104.25 50.75) (end 104.25 51.75) (width 0.3) (layer F.Cu) (net 1))
(via (at 101.5 50.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
(segment (start 101.75 50.25) (end 101.5 50.5) (width 0.1524) (layer F.Cu) (net 1))
(segment (start 104.25 50.25) (end 101.75 50.25) (width 0.1524) (layer F.Cu) (net 1))
(segment (start 104.25 50.25) (end 104.25 50.75) (width 0.3) (layer F.Cu) (net 1))
(segment (start 61 49.975) (end 61 48.75) (width 0.5) (layer F.Cu) (net 1))
(segment (start 61 48.75) (end 61.25 48.5) (width 0.5) (layer F.Cu) (net 1))
(via (at 62.5 49.25) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
(segment (start 61 49.975) (end 61.775 49.975) (width 0.5) (layer F.Cu) (net 1))
(segment (start 61.775 49.975) (end 62.5 49.25) (width 0.5) (layer F.Cu) (net 1))
(segment (start 55.4 51.200678) (end 55.4 55.875) (width 0.8) (layer F.Cu) (net 1))
(via (at 100.5 50.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1) (tstamp 5BFA8117))
(segment (start 101.2 50.8) (end 101.5 50.5) (width 0.1524) (layer F.Cu) (net 1))
(segment (start 100.5 50.8) (end 101.2 50.8) (width 0.1524) (layer F.Cu) (net 1))
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(via (at 59.6 49.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1) (tstamp 5C05A83B))
(via (at 59 48.7) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1) (tstamp 5C05A848))
(via (at 60 48.7) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1) (tstamp 5C05A84A))
(via (at 61.2 48.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
hardware: pcb: repour and connect wire in kicad The `VCCPLL` line was listed as "Not Connected" in KiCad. Reconnect it, even though it was already connected. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 03:33:41 +00:00
(via (at 101.5 39.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1) (tstamp 5BEF80DE))
(via (at 100.75 40.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1) (tstamp 5BEF8314))
(segment (start 100.75 40.25) (end 101.5 39.5) (width 1) (layer F.Cu) (net 1))
(segment (start 100.75 40.5) (end 100.75 40.25) (width 1) (layer F.Cu) (net 1))
(segment (start 108.157716 32.882485) (end 107.662742 32.387511) (width 0.1524) (layer F.Cu) (net 1))
(segment (start 108.157716 32.882486) (end 108.157716 32.882485) (width 0.1524) (layer F.Cu) (net 1))
(segment (start 107.132412 32.91784) (end 103.844365 36.205887) (width 0.1524) (layer F.Cu) (net 1))
(segment (start 107.662742 32.387511) (end 107.132412 32.91784) (width 0.1524) (layer F.Cu) (net 1))
(via (at 100.6 39.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
(segment (start 101 39) (end 101.5 39.5) (width 0.3) (layer B.Cu) (net 1))
(segment (start 100.6 39.4) (end 101 39) (width 0.3) (layer B.Cu) (net 1))
(segment (start 102.25 38.75) (end 101.5 39.5) (width 0.3) (layer B.Cu) (net 1))
(segment (start 102.4 38.9) (end 102.25 38.75) (width 0.3) (layer B.Cu) (net 1))
(via (at 102.4 38.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
(segment (start 103.773654 36.276598) (end 103.773654 36.976346) (width 0.3) (layer F.Cu) (net 1))
(segment (start 100.300252 39.75) (end 103.773654 36.276598) (width 0.3) (layer F.Cu) (net 1))
(segment (start 100 40) (end 100.300252 39.75) (width 0.3) (layer F.Cu) (net 1))
(segment (start 100 40) (end 100.5 40.5) (width 1) (layer F.Cu) (net 1))
(segment (start 99.75 39.5) (end 100.6 39.4) (width 1) (layer F.Cu) (net 1))
(segment (start 100.5 40.5) (end 100.75 40.5) (width 1) (layer F.Cu) (net 1))
(segment (start 103.773654 36.976346) (end 102.4 38.9) (width 0.3) (layer F.Cu) (net 1))
(segment (start 100 39.5) (end 101.5 39.5) (width 1) (layer F.Cu) (net 1))
(segment (start 100 40) (end 99.75 39.5) (width 1) (layer F.Cu) (net 1))
(segment (start 100 40) (end 100 39.5) (width 1) (layer F.Cu) (net 1))
(via (at 100 40) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 1))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(via (at 89.5 77) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(via (at 87 64.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(via (at 89.5 65) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(via (at 94 67) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 90.975 63.025) (end 91 63.05) (width 0.8) (layer F.Cu) (net 2))
(segment (start 87 63.025) (end 90.975 63.025) (width 0.8) (layer F.Cu) (net 2))
(segment (start 91 63.05) (end 91 64.975) (width 0.8) (layer F.Cu) (net 2))
(segment (start 85.975 75) (end 87.95 75) (width 0.8) (layer F.Cu) (net 2))
(segment (start 88.05 75.1) (end 87.95 75) (width 0.8) (layer F.Cu) (net 2))
(segment (start 88.05 77) (end 88.05 75.1) (width 0.8) (layer F.Cu) (net 2))
(segment (start 80.025 67) (end 80.025 71) (width 0.8) (layer F.Cu) (net 2))
(segment (start 73.225 71.75) (end 73.225 67.75) (width 0.8) (layer F.Cu) (net 2))
(via (at 52.5 57) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(segment (start 52.35 58.6) (end 52.35 57.15) (width 0.5) (layer F.Cu) (net 2))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 52.35 57.15) (end 52.5 57) (width 0.3) (layer F.Cu) (net 2))
(segment (start 60 60.575) (end 64 60.575) (width 0.8) (layer F.Cu) (net 2))
(segment (start 55.4 60.6) (end 55.4 58.6) (width 0.8) (layer F.Cu) (net 2))
(segment (start 67 53.975) (end 61 53.975) (width 0.8) (layer F.Cu) (net 2))
(segment (start 61 53.975) (end 61 52.025) (width 0.8) (layer F.Cu) (net 2))
(via (at 62.5 52) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 61 52.025) (end 62.475 52.025) (width 0.8) (layer F.Cu) (net 2))
(segment (start 62.475 52.025) (end 62.5 52) (width 0.8) (layer F.Cu) (net 2))
(via (at 60 59.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 60 60.575) (end 60 59.5) (width 0.8) (layer F.Cu) (net 2))
(via (at 56.5 58.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(via (at 76.5 35) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 74.8 35.1) (end 76.4 35.1) (width 0.8) (layer F.Cu) (net 2))
(segment (start 76.4 35.1) (end 76.5 35) (width 0.8) (layer F.Cu) (net 2))
(via (at 79.5 35) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 81.2 35.1) (end 79.6 35.1) (width 0.8) (layer F.Cu) (net 2))
(segment (start 79.6 35.1) (end 79.5 35) (width 0.8) (layer F.Cu) (net 2))
(via (at 86.5 35) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 84.8 35.1) (end 86.4 35.1) (width 0.8) (layer F.Cu) (net 2))
(segment (start 86.4 35.1) (end 86.5 35) (width 0.8) (layer F.Cu) (net 2))
(via (at 89.5 35) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 91.2 35.1) (end 89.6 35.1) (width 0.8) (layer F.Cu) (net 2))
(segment (start 89.6 35.1) (end 89.5 35) (width 0.8) (layer F.Cu) (net 2))
(segment (start 85.025 49) (end 85.025 53) (width 0.8) (layer F.Cu) (net 2))
(via (at 86.5 49) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 85.025 49) (end 86.5 49) (width 0.8) (layer F.Cu) (net 2))
(via (at 72.5 47) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 72.4 48.175) (end 72.4 47.1) (width 0.8) (layer F.Cu) (net 2))
(segment (start 72.4 47.1) (end 72.5 47) (width 0.8) (layer F.Cu) (net 2))
(via (at 76.5 51.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 74.925 51.675) (end 76.325 51.675) (width 0.8) (layer F.Cu) (net 2))
(segment (start 76.325 51.675) (end 76.5 51.5) (width 0.8) (layer F.Cu) (net 2))
(segment (start 58 52.529322) (end 58 51.65) (width 0.5) (layer F.Cu) (net 2))
(segment (start 58.303079 52.832401) (end 58 52.529322) (width 0.5) (layer F.Cu) (net 2))
(segment (start 60.192599 52.832401) (end 58.303079 52.832401) (width 0.5) (layer F.Cu) (net 2))
(segment (start 61 52.025) (end 60.192599 52.832401) (width 0.5) (layer F.Cu) (net 2))
(via (at 44 61.75) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 43.975 63) (end 43.975 61.775) (width 0.8) (layer F.Cu) (net 2))
(segment (start 43.975 61.775) (end 44 61.75) (width 0.8) (layer F.Cu) (net 2))
(via (at 38.5 69) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 40.35 68.905) (end 38.595 68.905) (width 0.8) (layer F.Cu) (net 2))
(segment (start 38.595 68.905) (end 38.5 69) (width 0.8) (layer F.Cu) (net 2))
(segment (start 30.1 63.2) (end 30.1 56.8) (width 0.8) (layer F.Cu) (net 2))
(via (at 28.75 63.25) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 30.1 63.2) (end 28.8 63.2) (width 0.8) (layer F.Cu) (net 2))
(segment (start 28.8 63.2) (end 28.75 63.25) (width 0.8) (layer F.Cu) (net 2))
(via (at 38.75 59.75) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 38.75 60.5) (end 38.75 59.75) (width 0.1524) (layer F.Cu) (net 2))
(via (at 72.25 62) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(via (at 73 62) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF24FD9))
(via (at 73.75 62) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF2520F))
(via (at 74.5 62) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF25445))
(via (at 75.25 62) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF2567B))
(via (at 76 62) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF258B1))
(via (at 76 57.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF25AE7))
(via (at 75.25 57.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF25D1D))
(via (at 74.5 57.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF25F53))
(via (at 73.75 57.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF26189))
(via (at 73 57.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF263BF))
(via (at 72.25 57.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5BF26C97))
(segment (start 72.25 62) (end 76 62) (width 0.5) (layer F.Cu) (net 2))
(segment (start 76 57.9) (end 72.25 57.9) (width 0.5) (layer F.Cu) (net 2))
(segment (start 74 59.65) (end 72.25 57.9) (width 0.5) (layer F.Cu) (net 2))
(segment (start 74 60) (end 74 59.65) (width 0.5) (layer F.Cu) (net 2))
(via (at 70.6 52) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 71.225 52.6) (end 71.2 52.6) (width 0.3) (layer F.Cu) (net 2))
(segment (start 71.2 52.6) (end 70.6 52) (width 0.3) (layer F.Cu) (net 2))
(via (at 85.1 73.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(via (at 65.3 59.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 64 60.575) (end 64.625 60.575) (width 0.5) (layer F.Cu) (net 2))
(segment (start 64.625 60.575) (end 65.3 59.9) (width 0.5) (layer F.Cu) (net 2))
(segment (start 63 53.975) (end 63 53.1) (width 0.5) (layer F.Cu) (net 2))
(via (at 56.6 60.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(via (at 89.9 72) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(via (at 73.65 66.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 73.225 67.675) (end 73.225 67.75) (width 0.5) (layer F.Cu) (net 2))
(segment (start 73.65 66.6) (end 73.225 67.675) (width 0.5) (layer F.Cu) (net 2))
(via (at 72.2 71.95) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 73.025 71.95) (end 73.225 71.75) (width 0.8) (layer F.Cu) (net 2))
(segment (start 72.2 71.95) (end 73.025 71.95) (width 0.8) (layer F.Cu) (net 2))
(via (at 81.1 71.2) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 80.225 71.2) (end 80.025 71) (width 0.8) (layer F.Cu) (net 2))
(segment (start 81.1 71.2) (end 80.225 71.2) (width 0.8) (layer F.Cu) (net 2))
(via (at 81.3 67) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 80.025 67) (end 81.3 67) (width 0.8) (layer F.Cu) (net 2))
(via (at 81.3 69) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 80.025 69) (end 81.3 69) (width 0.8) (layer F.Cu) (net 2))
(segment (start 85.1 74.125) (end 85.975 75) (width 0.8) (layer F.Cu) (net 2))
(segment (start 85.1 73.9) (end 85.1 74.125) (width 0.8) (layer F.Cu) (net 2))
(segment (start 89.5 77) (end 88.05 77) (width 0.8) (layer F.Cu) (net 2))
(segment (start 89.9 72) (end 88.35 72) (width 0.8) (layer F.Cu) (net 2))
(segment (start 89.525 64.975) (end 89.5 65) (width 0.8) (layer F.Cu) (net 2))
(segment (start 91 64.975) (end 89.525 64.975) (width 0.8) (layer F.Cu) (net 2))
(segment (start 87 63.025) (end 87 64.5) (width 0.8) (layer F.Cu) (net 2))
(via (at 88.4 64.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 89 63.05) (end 89 63.9) (width 0.8) (layer F.Cu) (net 2))
(segment (start 89 63.9) (end 88.4 64.5) (width 0.8) (layer F.Cu) (net 2))
(segment (start 94 67) (end 94 65.35) (width 0.8) (layer F.Cu) (net 2))
(segment (start 85.7 53) (end 86.15 53.45) (width 0.8) (layer F.Cu) (net 2))
(segment (start 85.025 53) (end 85.7 53) (width 0.8) (layer F.Cu) (net 2))
(via (at 86.15 53.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 86.15 53.45) (end 86.15 53.9) (width 0.8) (layer F.Cu) (net 2))
(via (at 67 52.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 67 53.975) (end 67 52.6) (width 0.8) (layer F.Cu) (net 2))
(via (at 63 52.7) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 63 53.975) (end 63 52.7) (width 0.8) (layer F.Cu) (net 2))
(segment (start 56.4 60.6) (end 56.6 60.4) (width 0.8) (layer F.Cu) (net 2))
(segment (start 55.4 60.6) (end 56.4 60.6) (width 0.8) (layer F.Cu) (net 2))
(segment (start 55.5 58.5) (end 55.4 58.6) (width 0.8) (layer F.Cu) (net 2))
(segment (start 56.5 58.5) (end 55.5 58.5) (width 0.8) (layer F.Cu) (net 2))
(via (at 65 52.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 65 53.975) (end 65 52.4) (width 0.8) (layer F.Cu) (net 2))
(via (at 57.8 50.3953) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 58 51.65) (end 58 50.5953) (width 0.5) (layer F.Cu) (net 2))
(segment (start 58 50.5953) (end 57.8 50.3953) (width 0.5) (layer F.Cu) (net 2))
(via (at 51.9 60) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(segment (start 52.35 58.6) (end 52.35 59.55) (width 0.5) (layer F.Cu) (net 2))
(segment (start 52.35 59.55) (end 51.9 60) (width 0.5) (layer F.Cu) (net 2))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(via (at 107.6 41.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2))
(via (at 105.9 43.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D956))
(via (at 106.4 42.7) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D958))
(via (at 107.1 43.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D95A))
(via (at 106.5 44.1) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D95C))
(via (at 108.2 42.2) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D95E))
(via (at 107 42.2) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D960))
(via (at 107.6 42.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D962))
(via (at 86.5 43) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D9D6))
(via (at 86.5 47) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D9D8))
(via (at 88 47) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D9DA))
(via (at 88 43) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D9DC))
(via (at 88.75 43) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D9EB))
(via (at 87.25 43) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D9ED))
(via (at 87.25 47) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D9EF))
(via (at 88.75 47) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 2) (tstamp 5C05D9F5))
(segment (start 112.330473 36.54372) (end 112.818376 37.031623) (width 0.1524) (layer F.Cu) (net 2))
(segment (start 112.330472 36.54372) (end 112.330473 36.54372) (width 0.1524) (layer F.Cu) (net 2))
(segment (start 112.288047 37.561953) (end 109 40.85) (width 0.1524) (layer F.Cu) (net 2))
(segment (start 112.818376 37.031623) (end 112.288047 37.561953) (width 0.1524) (layer F.Cu) (net 2))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 75.275 67.75) (end 75.275 71.75) (width 0.8) (layer F.Cu) (net 3))
(segment (start 73.25 52) (end 73.25 51.2) (width 0.3) (layer F.Cu) (net 3))
(segment (start 73.25 51.45) (end 73.25 52) (width 0.3) (layer F.Cu) (net 3))
(segment (start 88.35 71.05) (end 88.35 66.35) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 88.35 66.35) (end 88.92139 65.77861) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 91.648248 65.77861) (end 92.1 65.326858) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 92.1 65.326858) (end 92.1 63.7) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 88.92139 65.77861) (end 91.648248 65.77861) (width 0.1524) (layer F.Cu) (net 3))
(via (at 97.8 64.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 3))
(segment (start 108.26 77.7) (end 108.26 74.96) (width 0.1524) (layer B.Cu) (net 3))
(segment (start 108.26 74.96) (end 97.8 64.5) (width 0.1524) (layer B.Cu) (net 3))
(segment (start 97 63.7) (end 95.1 63.7) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 97.8 64.5) (end 97 63.7) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 92.1 63.7) (end 95.1 63.7) (width 0.1524) (layer F.Cu) (net 3))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(segment (start 82.6 57.8) (end 82.1 58.5) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 82.1 58.5) (end 78.225 58.5) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 78.225 58.5) (end 77.975 58.75) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 77.975 58.75) (end 77.4375 58.75) (width 0.1524) (layer F.Cu) (net 3))
(via (at 82.6 57.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 3))
(via (at 81.8 58.1) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 3))
(segment (start 82.3 57.9) (end 82.6 57.8) (width 0.1524) (layer B.Cu) (net 3))
(segment (start 81.8 58.1) (end 82.3 57.9) (width 0.1524) (layer B.Cu) (net 3))
(via (at 82.4 58.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 3))
(segment (start 82.8 58) (end 82.6 57.8) (width 0.1524) (layer B.Cu) (net 3))
(segment (start 82.4 58.5) (end 82.8 58) (width 0.1524) (layer B.Cu) (net 3))
(via (at 75.2 66.3) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 3))
(segment (start 75.2 65.2) (end 75.2 66.3) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 75.75 64.85) (end 75.75 63.4375) (width 0.1524) (layer F.Cu) (net 3))
(via (at 75.2 65.2) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 3))
(segment (start 75.2 65.2) (end 75.75 64.85) (width 0.1524) (layer F.Cu) (net 3))
(via (at 75.65 65.75) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 3))
(segment (start 75.65 65.65) (end 75.2 65.2) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 75.65 65.75) (end 75.65 65.65) (width 0.1524) (layer F.Cu) (net 3))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(segment (start 95.503601 63.7) (end 95.1 63.7) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 82.975 53) (end 89.075 59.1) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 89.075 59.1) (end 92.4 59.1) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 92.4 59.1) (end 92.9 59.6) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 92.9 59.6) (end 93.416482 59.6) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 93.416482 59.6) (end 95.503601 61.687119) (width 0.1524) (layer F.Cu) (net 3))
(segment (start 95.503601 61.687119) (end 95.503601 63.7) (width 0.1524) (layer F.Cu) (net 3))
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(via (at 78.5 60) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 4))
(segment (start 77.4375 60.25) (end 78.25 60.25) (width 0.3) (layer F.Cu) (net 4))
(segment (start 78.25 60.25) (end 78.5 60) (width 0.3) (layer F.Cu) (net 4))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(via (at 68.5 59.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 4))
(via (at 69.3 59.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 4))
(segment (start 69.3 59.5) (end 68.5 59.5) (width 0.3) (layer B.Cu) (net 4))
(segment (start 69.75 59.25) (end 70.5625 59.25) (width 0.3) (layer F.Cu) (net 4))
(segment (start 69.3 59.5) (end 69.75 59.25) (width 0.3) (layer F.Cu) (net 4))
(via (at 79.4 60.1) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 4))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(via (at 79.5 59.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 4))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 79 60) (end 78.5 60) (width 0.3) (layer F.Cu) (net 4))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(segment (start 79.5 59.4) (end 79 60) (width 0.3) (layer F.Cu) (net 4))
(segment (start 79.6 59.6) (end 79.4 60.1) (width 0.1524) (layer B.Cu) (net 4))
(segment (start 79.5 59.4) (end 79.6 59.6) (width 0.1524) (layer B.Cu) (net 4))
(via (at 68.5 60.3) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 4) (tstamp 5C04F100))
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(segment (start 53.3 60.3676) (end 53.3 61.3) (width 0.1524) (layer F.Cu) (net 4))
(segment (start 54.023911 59.643689) (end 53.3 60.3676) (width 0.1524) (layer F.Cu) (net 4))
(segment (start 57.05 51.65) (end 57.05 52.5824) (width 0.1524) (layer F.Cu) (net 4))
(segment (start 57.05 52.5824) (end 57.603601 53.136001) (width 0.1524) (layer F.Cu) (net 4))
(segment (start 54.023911 58.476089) (end 54.023911 59.643689) (width 0.1524) (layer F.Cu) (net 4))
(segment (start 57.603601 56.696399) (end 56.50361 57.79639) (width 0.1524) (layer F.Cu) (net 4))
(segment (start 56.50361 57.79639) (end 54.70361 57.79639) (width 0.1524) (layer F.Cu) (net 4))
(segment (start 57.603601 53.136001) (end 57.603601 56.696399) (width 0.1524) (layer F.Cu) (net 4))
(segment (start 54.70361 57.79639) (end 54.023911 58.476089) (width 0.1524) (layer F.Cu) (net 4))
(segment (start 84.025 77) (end 86 77) (width 0.8) (layer F.Cu) (net 6))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(via (at 68.2 67.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 7))
(segment (start 71.75 64.418934) (end 71.75 63.4375) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 68.768934 67.4) (end 71.75 64.418934) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 68.2 67.4) (end 68.768934 67.4) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 48.655 68.905) (end 45.65 68.905) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 50.25 70.5) (end 48.655 68.905) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 67.354178 67.4) (end 66.7 68.054178) (width 0.1524) (layer B.Cu) (net 7))
(segment (start 68.2 67.4) (end 67.354178 67.4) (width 0.1524) (layer B.Cu) (net 7))
(segment (start 66.7 68.054178) (end 66.7 68.6) (width 0.1524) (layer B.Cu) (net 7))
(segment (start 66.7 68.6) (end 65.8 69.5) (width 0.1524) (layer B.Cu) (net 7))
(segment (start 65.8 69.5) (end 53.1 69.5) (width 0.1524) (layer B.Cu) (net 7))
(via (at 50.7 71.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 7))
(segment (start 53.1 69.5) (end 51 71.6) (width 0.1524) (layer B.Cu) (net 7))
(segment (start 51 71.6) (end 50.7 71.6) (width 0.1524) (layer B.Cu) (net 7))
(segment (start 50.95 71.6) (end 51.15 71.4) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 50.7 71.6) (end 50.95 71.6) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 51.15 71.4) (end 50.25 70.5) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 52.05 72.3) (end 51.15 71.4) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 52.14 74.86) (end 52.14 75) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 52.88259 74.11741) (end 52.14 74.86) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 52.88259 73.13259) (end 52.88259 74.11741) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 48.655 68.905) (end 52.88259 73.13259) (width 0.1524) (layer F.Cu) (net 7))
(segment (start 40.35 67.635) (end 40.8 67.635) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 40.8 67.635) (end 42.165 69) (width 0.1524) (layer F.Cu) (net 8))
(via (at 67.2 71.2) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 8))
(segment (start 67.2 71.2) (end 58.2 71.2) (width 0.1524) (layer B.Cu) (net 8))
(segment (start 55.529999 76.690001) (end 54.68 77.54) (width 0.1524) (layer B.Cu) (net 8))
(segment (start 55.758601 76.461399) (end 55.529999 76.690001) (width 0.1524) (layer B.Cu) (net 8))
(segment (start 42.165 69) (end 42.5 69) (width 0.1524) (layer F.Cu) (net 8))
(via (at 42.5 69) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 8))
(segment (start 54.68 77.54) (end 55.758601 76.461399) (width 0.1524) (layer B.Cu) (net 8))
(via (at 44.099899 68) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 8))
(segment (start 43.5 68) (end 42.5 69) (width 0.1524) (layer B.Cu) (net 8))
(segment (start 44.099899 68) (end 43.5 68) (width 0.1524) (layer B.Cu) (net 8))
(segment (start 67.542899 70.857101) (end 67.2 71.2) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 68.400222 69.999778) (end 67.542899 70.857101) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 68.400222 69.71191) (end 68.400222 69.999778) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 73.75 64.362132) (end 68.400222 69.71191) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 73.75 63.4375) (end 73.75 64.362132) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 54.68 77.54) (end 55.92 76.3) (width 0.1524) (layer B.Cu) (net 8))
(segment (start 55.92 73.48) (end 56.1 73.3) (width 0.1524) (layer B.Cu) (net 8))
(segment (start 55.92 76.3) (end 55.92 73.48) (width 0.1524) (layer B.Cu) (net 8))
(segment (start 58.2 71.2) (end 56.1 73.3) (width 0.1524) (layer B.Cu) (net 8))
(segment (start 55.9 76.32) (end 54.68 77.54) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 55.9 74.1) (end 55.9 76.32) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 55.6 73.8) (end 55.9 74.1) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 54.418466 73.8) (end 55.6 73.8) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 44.099899 66.453619) (end 44.717119 65.836399) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 44.099899 68) (end 44.099899 66.453619) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 46.736399 65.836399) (end 47.618466 66.718466) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 44.717119 65.836399) (end 46.736399 65.836399) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 47.618466 66.718466) (end 47.618466 67) (width 0.1524) (layer F.Cu) (net 8))
(segment (start 47.618466 67) (end 54.418466 73.8) (width 0.1524) (layer F.Cu) (net 8))
(via (at 65.5 71.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 10))
(segment (start 60.42 71.8) (end 57.22 75) (width 0.1524) (layer B.Cu) (net 10))
(segment (start 65.5 71.8) (end 60.42 71.8) (width 0.1524) (layer B.Cu) (net 10))
(segment (start 66.145479 71.154521) (end 65.5 71.8) (width 0.1524) (layer F.Cu) (net 10))
(segment (start 66.145479 68.054521) (end 66.145479 71.154521) (width 0.1524) (layer F.Cu) (net 10))
(segment (start 67.7 66.5) (end 66.145479 68.054521) (width 0.1524) (layer F.Cu) (net 10))
(segment (start 70.5625 61.75) (end 70.025 61.75) (width 0.1524) (layer F.Cu) (net 10))
(segment (start 70.025 61.75) (end 69.3 62.475) (width 0.1524) (layer F.Cu) (net 10))
(segment (start 69.3 62.475) (end 69.3 65.9) (width 0.1524) (layer F.Cu) (net 10))
(segment (start 69.3 65.9) (end 68.8 66.4) (width 0.1524) (layer F.Cu) (net 10))
(segment (start 68.8 66.4) (end 67.8 66.4) (width 0.1524) (layer F.Cu) (net 10))
(segment (start 67.8 66.4) (end 67.7 66.5) (width 0.1524) (layer F.Cu) (net 10))
(segment (start 70.5625 60.75) (end 70.025 60.75) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 70.025 60.75) (end 65.603499 65.171501) (width 0.1524) (layer F.Cu) (net 11))
(via (at 65.2 65.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 11))
(segment (start 65.603499 65.171501) (end 65.603499 65.496501) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 65.603499 65.496501) (end 65.2 65.9) (width 0.1524) (layer F.Cu) (net 11))
(via (at 39.8 53.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 11))
(segment (start 41.041776 53.6) (end 39.8 53.6) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 35.325 53.6) (end 39.8 53.6) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 34.225 52.5) (end 35.325 53.6) (width 0.1524) (layer F.Cu) (net 11))
(via (at 51.1 69.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 11))
(segment (start 65.2 66.384933) (end 65.2 65.9) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 65.8 66.984933) (end 65.2 66.384933) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 65.8 68.4) (end 65.8 66.984933) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 65.5 68.7) (end 65.8 68.4) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 51.8 68.7) (end 65.5 68.7) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 51.1 69.4) (end 51.8 68.7) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 63.85481 64.55481) (end 65.2 65.9) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 52.3 64.55481) (end 63.85481 64.55481) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 58.550001 74.150001) (end 58.910001 74.150001) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 51.1 69.4) (end 51.1 70.050468) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 58.910001 74.150001) (end 59.76 75) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 51.1 70.050468) (end 54.544722 73.49519) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 54.544722 73.49519) (end 56.19519 73.49519) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 56.19519 73.49519) (end 56.2 73.5) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 56.2 73.5) (end 57.9 73.5) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 57.9 73.5) (end 58.550001 74.150001) (width 0.1524) (layer F.Cu) (net 11))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(via (at 49.029438 57.402921) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 11))
(segment (start 49.44519 57.818673) (end 49.029438 57.402921) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 49.44519 61.7) (end 49.44519 57.818673) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 49.44519 61.7) (end 52.3 64.55481) (width 0.1524) (layer F.Cu) (net 11))
(segment (start 49.029438 57.402921) (end 49.029438 56.734248) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 43.946586 56.50481) (end 43.441776 56) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 48.8 56.50481) (end 43.946586 56.50481) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 49.029438 56.734248) (end 48.8 56.50481) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 43.441776 56) (end 41.041776 53.6) (width 0.1524) (layer B.Cu) (net 11))
(segment (start 33.9 56.8) (end 33.9 63.2) (width 0.8) (layer F.Cu) (net 11))
(segment (start 34.225 56.475) (end 33.9 56.8) (width 0.8) (layer F.Cu) (net 11))
(segment (start 34.225 52.5) (end 34.225 56.475) (width 0.8) (layer F.Cu) (net 11))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 62.3 77.54) (end 63.378601 76.461399) (width 0.1524) (layer F.Cu) (net 12))
(segment (start 76.25 63.4375) (end 76.25 64.72861) (width 0.1524) (layer F.Cu) (net 12))
(segment (start 63.54 76.3) (end 62.3 77.54) (width 0.1524) (layer F.Cu) (net 12))
(segment (start 75.811482 76.3) (end 63.54 76.3) (width 0.1524) (layer F.Cu) (net 12))
(segment (start 76.25 75.861482) (end 75.811482 76.3) (width 0.1524) (layer F.Cu) (net 12))
(segment (start 76.25 63.4375) (end 76.25 75.861482) (width 0.1524) (layer F.Cu) (net 12))
(segment (start 70.025 60.25) (end 70.5625 60.25) (width 0.1524) (layer F.Cu) (net 13))
(via (at 65 64.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 13))
(segment (start 65.675 64.6) (end 65 64.6) (width 0.1524) (layer F.Cu) (net 13))
(segment (start 70.025 60.25) (end 65.675 64.6) (width 0.1524) (layer F.Cu) (net 13))
(segment (start 64.65 64.25) (end 65 64.6) (width 0.1524) (layer F.Cu) (net 13))
(segment (start 52.5 64.25) (end 64.65 64.25) (width 0.1524) (layer F.Cu) (net 13))
(segment (start 62.3 74.2) (end 62.69519 73.80481) (width 0.1524) (layer B.Cu) (net 13))
(segment (start 62.69519 73.80481) (end 67.764124 73.80481) (width 0.1524) (layer B.Cu) (net 13))
(segment (start 67.764124 73.80481) (end 69.59519 71.973744) (width 0.1524) (layer B.Cu) (net 13))
(segment (start 68.6 65.4) (end 65.8 65.4) (width 0.1524) (layer B.Cu) (net 13))
(segment (start 69.59519 71.973744) (end 69.59519 66.39519) (width 0.1524) (layer B.Cu) (net 13))
(segment (start 65.8 65.4) (end 65 64.6) (width 0.1524) (layer B.Cu) (net 13))
(segment (start 62.3 75) (end 62.3 74.2) (width 0.1524) (layer B.Cu) (net 13))
(segment (start 69.59519 66.39519) (end 68.6 65.4) (width 0.1524) (layer B.Cu) (net 13))
(via (at 38.6 51.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 13))
(segment (start 38.6 51.5) (end 39.75 51.5) (width 0.1524) (layer B.Cu) (net 13))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(via (at 49.7 56.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 13))
(segment (start 49.75 56.95) (end 49.7 56.9) (width 0.1524) (layer F.Cu) (net 13))
(segment (start 49.75 61.5) (end 49.75 56.95) (width 0.1524) (layer F.Cu) (net 13))
(segment (start 49.75 61.5) (end 52.5 64.25) (width 0.1524) (layer F.Cu) (net 13))
(segment (start 49 56.2) (end 44.45 56.2) (width 0.1524) (layer B.Cu) (net 13))
(segment (start 49.7 56.9) (end 49 56.2) (width 0.1524) (layer B.Cu) (net 13))
(segment (start 39.75 51.5) (end 44.45 56.2) (width 0.1524) (layer B.Cu) (net 13))
(segment (start 37.6 50.5) (end 38.6 51.5) (width 0.8) (layer F.Cu) (net 13))
(segment (start 36.25 50.5) (end 37.6 50.5) (width 0.8) (layer F.Cu) (net 13))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(via (at 66.450289 71.7715) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 14))
(segment (start 69.009369 66.728499) (end 71.25 64.487868) (width 0.1524) (layer F.Cu) (net 14))
(segment (start 71.25 64.487868) (end 71.25 63.4375) (width 0.1524) (layer F.Cu) (net 14))
(segment (start 66.450289 68.303889) (end 66.450289 69.8) (width 0.1524) (layer F.Cu) (net 14))
(segment (start 68.025679 66.728499) (end 66.450289 68.303889) (width 0.1524) (layer F.Cu) (net 14))
(segment (start 69.009369 66.728499) (end 68.025679 66.728499) (width 0.1524) (layer F.Cu) (net 14))
(segment (start 66.450289 68.9) (end 66.450289 69.8) (width 0.1524) (layer F.Cu) (net 14))
(segment (start 66.450289 69.8) (end 66.450289 71.7715) (width 0.1524) (layer F.Cu) (net 14))
(segment (start 61.7 76.3) (end 63.6 76.3) (width 0.1524) (layer B.Cu) (net 14))
(segment (start 63.6 76.3) (end 64.84 77.54) (width 0.1524) (layer B.Cu) (net 14))
(segment (start 66.450289 73.249711) (end 66.2 73.5) (width 0.1524) (layer B.Cu) (net 14))
(segment (start 66.2 73.5) (end 61.7 73.5) (width 0.1524) (layer B.Cu) (net 14))
(segment (start 61.7 73.5) (end 61 74.2) (width 0.1524) (layer B.Cu) (net 14))
(segment (start 66.450289 71.7715) (end 66.450289 73.249711) (width 0.1524) (layer B.Cu) (net 14))
(segment (start 61 74.2) (end 61 75.6) (width 0.1524) (layer B.Cu) (net 14))
(segment (start 61 75.6) (end 61.7 76.3) (width 0.1524) (layer B.Cu) (net 14))
(via (at 72 68.75) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 15))
(segment (start 68.62 76.3) (end 67.38 77.54) (width 0.1524) (layer B.Cu) (net 15))
(segment (start 70.21633 76.3) (end 68.62 76.3) (width 0.1524) (layer B.Cu) (net 15))
(segment (start 71.3 75.21633) (end 70.21633 76.3) (width 0.1524) (layer B.Cu) (net 15))
(segment (start 71.3 69.45) (end 71.3 75.21633) (width 0.1524) (layer B.Cu) (net 15))
(segment (start 72 68.75) (end 71.3 69.45) (width 0.1524) (layer B.Cu) (net 15))
(segment (start 72 68.75) (end 72 67.431066) (width 0.1524) (layer F.Cu) (net 15))
(segment (start 75.25 64.181066) (end 75.25 63.4375) (width 0.1524) (layer F.Cu) (net 15))
(segment (start 72 67.431066) (end 75.25 64.181066) (width 0.1524) (layer F.Cu) (net 15))
(segment (start 40.25 64.995) (end 40.35 65.095) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 40.25 63.025) (end 40.25 64.995) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 72.75 63.975) (end 72.75 63.4375) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 70.10519 67.05481) (end 70.126257 67.054809) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 68 68.8) (end 68.41 68.75) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 68.41 68.75) (end 70.10519 67.05481) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 70.126257 67.054809) (end 72.75 64.431066) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 72.75 64.431066) (end 72.75 63.975) (width 0.1524) (layer F.Cu) (net 17))
(via (at 68 68.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 17))
(segment (start 39.9 65.095) (end 40.35 65.095) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 39.371399 65.623601) (end 39.9 65.095) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 39.629917 67.106399) (end 39.371399 66.847881) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 41.452221 67.106399) (end 39.629917 67.106399) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 43.3 68.954178) (end 41.452221 67.106399) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 39.371399 66.847881) (end 39.371399 65.623601) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 47.06 77.54) (end 46.210001 76.690001) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 46.210001 76.690001) (end 45.890001 76.690001) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 45.890001 76.690001) (end 45.4 76.2) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 45.4 76.2) (end 43.5 76.2) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 43.5 76.2) (end 43.3 76) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 43.3 76) (end 43.3 68.954178) (width 0.1524) (layer F.Cu) (net 17))
(segment (start 48.3 76.3) (end 47.06 77.54) (width 0.1524) (layer B.Cu) (net 17))
(segment (start 48.3 74.4) (end 48.3 76.3) (width 0.1524) (layer B.Cu) (net 17))
(segment (start 49.1 73.6) (end 48.3 74.4) (width 0.1524) (layer B.Cu) (net 17))
(segment (start 50.3 73.6) (end 49.1 73.6) (width 0.1524) (layer B.Cu) (net 17))
(segment (start 53.70962 70.19038) (end 50.3 73.6) (width 0.1524) (layer B.Cu) (net 17))
(segment (start 67.49038 68.8) (end 68 68.8) (width 0.1524) (layer B.Cu) (net 17))
(segment (start 66.1 70.19038) (end 67.49038 68.8) (width 0.1524) (layer B.Cu) (net 17))
(segment (start 66.1 70.19038) (end 53.70962 70.19038) (width 0.1524) (layer B.Cu) (net 17))
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(segment (start 72.135 54.2) (end 72 54.065) (width 0.3) (layer F.Cu) (net 18))
(segment (start 73 54.2) (end 72.135 54.2) (width 0.3) (layer F.Cu) (net 18))
(segment (start 73.25 54.2) (end 73 54.2) (width 0.3) (layer F.Cu) (net 18))
(segment (start 74.28 54.2) (end 73.25 54.2) (width 0.3) (layer F.Cu) (net 18))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 73.25 56.5625) (end 73.25 54.2) (width 0.2) (layer F.Cu) (net 18))
(segment (start 74.92 53.13) (end 74.925 53.125) (width 0.3) (layer F.Cu) (net 19))
(segment (start 74.92 54.2) (end 74.92 53.13) (width 0.3) (layer F.Cu) (net 19))
hardware: pcb: repour and connect wire in kicad The `VCCPLL` line was listed as "Not Connected" in KiCad. Reconnect it, even though it was already connected. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 03:33:41 +00:00
(segment (start 97.5 42.5) (end 99 44) (width 0.3) (layer F.Cu) (net 20))
(segment (start 99.735607 43.750432) (end 98.849568 43.750432) (width 0.2) (layer F.Cu) (net 20))
(segment (start 107.020101 36.465938) (end 99.735607 43.750432) (width 0.2) (layer F.Cu) (net 20))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(segment (start 100.863781 45.550432) (end 100.449568 45.550432) (width 0.3) (layer F.Cu) (net 21))
(segment (start 100.449568 45.550432) (end 101.949568 47.050432) (width 0.3) (layer F.Cu) (net 21))
(segment (start 100.839249 45.475216) (end 100.524784 45.475216) (width 0.2) (layer F.Cu) (net 21))
(segment (start 108.434314 37.880151) (end 100.839249 45.475216) (width 0.2) (layer F.Cu) (net 21))
(via (at 80.5 55.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 22))
(via (at 90.8 51.2) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 22))
(segment (start 91.254178 50.745822) (end 90.8 51.2) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 91.254178 50.5) (end 91.254178 50.745822) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 92.892315 48.861863) (end 91.254178 50.5) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.050954 48.703227) (end 92.892315 48.861863) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.072838 48.685775) (end 93.050954 48.703227) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.098057 48.67363) (end 93.072838 48.685775) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.125347 48.667402) (end 93.098057 48.67363) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.153337 48.667403) (end 93.125347 48.667402) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.180627 48.67363) (end 93.153337 48.667403) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.205846 48.685775) (end 93.180627 48.67363) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.249614 48.72068) (end 93.205846 48.685775) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.274833 48.732825) (end 93.249614 48.72068) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.302122 48.739054) (end 93.274833 48.732825) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.330114 48.739053) (end 93.302122 48.739054) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.357403 48.732825) (end 93.330114 48.739053) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.24717 47.185353) (end 93.181676 47.200302) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.68782 48.353355) (end 93.687819 48.381347) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.379843 47.200302) (end 93.314349 47.185353) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.669445 48.433855) (end 93.651994 48.455739) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.440369 47.22945) (end 93.379843 47.200302) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.492892 47.271335) (end 93.440369 47.22945) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.651993 48.278963) (end 93.669445 48.300847) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.828258 47.596063) (end 93.775735 47.554178) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.888784 47.62521) (end 93.828258 47.596063) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 94.021457 47.640159) (end 93.954278 47.640159) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.026742 47.643076) (end 93.068628 47.695599) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.954278 47.640159) (end 93.888784 47.62521) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 96 43.8) (end 94.754178 45.045822) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 94.754178 47) (end 94.2 47.554178) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 94.754178 45.045822) (end 94.754178 47) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 94.2 47.554178) (end 94.147477 47.596063) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.775735 47.554178) (end 93.492892 47.271335) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.68159 48.326066) (end 93.68782 48.353355) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 94.147477 47.596063) (end 94.086951 47.62521) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.314349 47.185353) (end 93.24717 47.185353) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.669445 48.300847) (end 93.68159 48.326066) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 94.086951 47.62521) (end 94.021457 47.640159) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.068628 47.695599) (end 93.651993 48.278963) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.181676 47.200302) (end 93.12115 47.22945) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.12115 47.22945) (end 93.068628 47.271335) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.068628 47.271335) (end 93.026742 47.323857) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.026742 47.323857) (end 92.997595 47.384383) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 92.997595 47.384383) (end 92.982646 47.449877) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 92.982646 47.449877) (end 92.982646 47.517056) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.651994 48.455739) (end 93.404506 48.703228) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 92.982646 47.517056) (end 92.997595 47.58255) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.68159 48.408636) (end 93.669445 48.433855) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 92.997595 47.58255) (end 93.026742 47.643076) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.687819 48.381347) (end 93.68159 48.408636) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.404506 48.703228) (end 93.382622 48.72068) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 93.382622 48.72068) (end 93.357403 48.732825) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 79.654178 55.9) (end 80.5 55.9) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.991678 56.5625) (end 79.654178 55.9) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.948081 56.557587) (end 78.991678 56.5625) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.90667 56.543097) (end 78.948081 56.557587) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.800668 56.410174) (end 78.815158 56.451585) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.790843 56.322981) (end 78.800668 56.410174) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.753011 56.244422) (end 78.776353 56.28157) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.721989 56.2134) (end 78.753011 56.244422) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.8385 56.488733) (end 78.869522 56.519755) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.684841 56.190058) (end 78.721989 56.2134) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.64343 56.175568) (end 78.684841 56.190058) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.815158 56.451585) (end 78.8385 56.488733) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.153011 56.488733) (end 78.176353 56.451585) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.121989 56.519755) (end 78.153011 56.488733) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.190843 56.410174) (end 78.200668 56.322981) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.084841 56.543097) (end 78.121989 56.519755) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.04343 56.557587) (end 78.084841 56.543097) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.30667 56.190058) (end 78.348081 56.175568) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 76.75 56.5625) (end 77.999834 56.5625) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 77.999834 56.5625) (end 78.04343 56.557587) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.176353 56.451585) (end 78.190843 56.410174) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.200668 56.322981) (end 78.215158 56.28157) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.869522 56.519755) (end 78.90667 56.543097) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.269522 56.2134) (end 78.30667 56.190058) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.215158 56.28157) (end 78.2385 56.244422) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.776353 56.28157) (end 78.790843 56.322981) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.348081 56.175568) (end 78.391678 56.170656) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.2385 56.244422) (end 78.269522 56.2134) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.391678 56.170656) (end 78.599834 56.170656) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 78.599834 56.170656) (end 78.64343 56.175568) (width 0.1524) (layer F.Cu) (net 22))
(segment (start 90.2889 51.7111) (end 85.119966 51.7111) (width 0.1524) (layer B.Cu) (net 22))
(segment (start 90.8 51.2) (end 90.2889 51.7111) (width 0.1524) (layer B.Cu) (net 22))
(segment (start 85.119966 51.7111) (end 80.931066 55.9) (width 0.1524) (layer B.Cu) (net 22))
(segment (start 80.931066 55.9) (end 80.5 55.9) (width 0.1524) (layer B.Cu) (net 22))
hardware: pcb: repour and connect wire in kicad The `VCCPLL` line was listed as "Not Connected" in KiCad. Reconnect it, even though it was already connected. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 03:33:41 +00:00
(segment (start 100.475216 48.324784) (end 97.124784 48.324784) (width 0.1524) (layer F.Cu) (net 23))
(via (at 91.695888 51.695888) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 23))
(segment (start 92.171501 52.171501) (end 91.695888 51.695888) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 97.124784 48.324784) (end 93.278067 52.171501) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 93.278067 52.171501) (end 92.171501 52.171501) (width 0.1524) (layer F.Cu) (net 23))
(via (at 80.8 56.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 23))
(segment (start 80.8 56.834933) (end 80.8 56.8) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 80.8 57.645822) (end 80.8 56.834933) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 80.391014 58.054808) (end 80.8 57.645822) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 78.17019 58.05481) (end 80.391014 58.054808) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 77.4375 58.25) (end 77.975 58.25) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 77.975 58.25) (end 78.17019 58.05481) (width 0.1524) (layer F.Cu) (net 23))
(segment (start 81.3 56.3) (end 80.8 56.8) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.315452 56.287676) (end 81.3 56.3) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.33326 56.2791) (end 81.315452 56.287676) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.35253 56.274702) (end 81.33326 56.2791) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.372295 56.274702) (end 81.35253 56.274702) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.409372 56.287676) (end 81.391564 56.2791) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.497121 56.325297) (end 81.477355 56.325297) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.51639 56.320899) (end 81.497121 56.325297) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.534198 56.312324) (end 81.51639 56.320899) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.849089 56.000561) (end 81.549651 56.3) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.440278 56.312324) (end 81.409372 56.287676) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.836764 55.766361) (end 81.828189 55.784169) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.861412 55.985108) (end 81.849089 56.000561) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.828189 55.784169) (end 81.823791 55.803438) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.849088 55.750908) (end 81.836764 55.766361) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.391564 56.2791) (end 81.372295 56.274702) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.869988 55.9673) (end 81.861412 55.985108) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 85.5 52.1) (end 82.148528 55.451471) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 82.148528 55.451471) (end 81.849088 55.750908) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.861412 55.891188) (end 81.869988 55.908996) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 91.695888 51.695888) (end 91.291776 52.1) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 91.291776 52.1) (end 85.5 52.1) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.869988 55.908996) (end 81.874386 55.928266) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.458086 56.320899) (end 81.440278 56.312324) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.823791 55.803438) (end 81.823791 55.823204) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.823791 55.823204) (end 81.828189 55.842473) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.828189 55.842473) (end 81.836764 55.860281) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.836764 55.860281) (end 81.861412 55.891188) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.549651 56.3) (end 81.534198 56.312324) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.874386 55.928266) (end 81.874386 55.948031) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.477355 56.325297) (end 81.458086 56.320899) (width 0.1524) (layer B.Cu) (net 23))
(segment (start 81.874386 55.948031) (end 81.869988 55.9673) (width 0.1524) (layer B.Cu) (net 23))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(via (at 53.8 53.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 24))
(via (at 48 48.2) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 24))
(segment (start 53.8 53.4) (end 48.6 48.2) (width 0.1524) (layer F.Cu) (net 24))
(segment (start 48.6 48.2) (end 48 48.2) (width 0.1524) (layer F.Cu) (net 24))
(segment (start 31 41.2) (end 31 36) (width 0.1524) (layer F.Cu) (net 24))
(segment (start 56 55.6) (end 53.8 53.4) (width 0.1524) (layer B.Cu) (net 24))
(via (at 31 36) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 24))
(segment (start 36.4 36) (end 31 36) (width 0.1524) (layer B.Cu) (net 24))
(segment (start 48 48.2) (end 48 47.6) (width 0.1524) (layer B.Cu) (net 24))
(segment (start 48 47.6) (end 36.4 36) (width 0.1524) (layer B.Cu) (net 24))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(via (at 70.15 55.4625) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 24))
(segment (start 71.25 56.5625) (end 70.15 55.4625) (width 0.1524) (layer F.Cu) (net 24))
(segment (start 69.527567 55.6) (end 68.25 55.6) (width 0.1524) (layer B.Cu) (net 24))
(segment (start 69.665067 55.4625) (end 69.527567 55.6) (width 0.1524) (layer B.Cu) (net 24))
(segment (start 70.15 55.4625) (end 69.665067 55.4625) (width 0.1524) (layer B.Cu) (net 24))
(segment (start 68.6 55.6) (end 68.25 55.6) (width 0.1524) (layer B.Cu) (net 24))
(segment (start 68.25 55.6) (end 56 55.6) (width 0.1524) (layer B.Cu) (net 24))
(segment (start 69.527567 55.6) (end 56 55.6) (width 0.1524) (layer B.Cu) (net 24))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 71.75 56.5625) (end 71.75 56.213306) (width 0.1524) (layer F.Cu) (net 25))
(segment (start 71.75 56.213306) (end 70.2 54.663306) (width 0.1524) (layer F.Cu) (net 25))
(segment (start 43 36) (end 43 41.1524) (width 0.1524) (layer F.Cu) (net 25))
(via (at 54.26495 52.702574) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 25))
(via (at 43 36) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 25))
(via (at 46.9 45.1) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 25))
(segment (start 43 41.2) (end 43 36) (width 0.1524) (layer B.Cu) (net 25))
(segment (start 46.9 45.1) (end 43 41.2) (width 0.1524) (layer B.Cu) (net 25))
(segment (start 54.017641 52.702574) (end 54.26495 52.702574) (width 0.1524) (layer F.Cu) (net 25))
(segment (start 46.9 45.584933) (end 54.017641 52.702574) (width 0.1524) (layer F.Cu) (net 25))
(segment (start 46.9 45.1) (end 46.9 45.584933) (width 0.1524) (layer F.Cu) (net 25))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(via (at 70.3 54.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 25))
(segment (start 70.3 54.745822) (end 70.3 54.6) (width 0.1524) (layer F.Cu) (net 25))
(segment (start 71.75 56.5625) (end 71.75 56.195822) (width 0.1524) (layer F.Cu) (net 25))
(segment (start 71.75 56.195822) (end 70.3 54.745822) (width 0.1524) (layer F.Cu) (net 25))
(segment (start 69.119877 55.29519) (end 56.126256 55.29519) (width 0.1524) (layer B.Cu) (net 25))
(segment (start 70.3 54.6) (end 69.815067 54.6) (width 0.1524) (layer B.Cu) (net 25))
(segment (start 69.815067 54.6) (end 69.119877 55.29519) (width 0.1524) (layer B.Cu) (net 25))
(segment (start 56.126256 55.29519) (end 54.607849 53.776783) (width 0.1524) (layer B.Cu) (net 25))
(segment (start 54.607849 53.045473) (end 54.26495 52.702574) (width 0.1524) (layer B.Cu) (net 25))
(segment (start 54.607849 53.776783) (end 54.607849 53.045473) (width 0.1524) (layer B.Cu) (net 25))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(via (at 71.2 54.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 26))
(segment (start 71.2 54.975) (end 71.2 54.8) (width 0.1524) (layer F.Cu) (net 26))
(segment (start 72.25 56.5625) (end 72.25 56.025) (width 0.1524) (layer F.Cu) (net 26))
(segment (start 72.25 56.025) (end 71.2 54.975) (width 0.1524) (layer F.Cu) (net 26))
(via (at 54.4 51.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 26))
(via (at 55 36) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 26))
(via (at 51.8285 44.872237) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 26))
(segment (start 54.4 51.8) (end 51.8285 49.228498) (width 0.1524) (layer F.Cu) (net 26))
(segment (start 51.8285 49.228498) (end 51.8285 44.872237) (width 0.1524) (layer F.Cu) (net 26))
(segment (start 51.8285 39.1715) (end 55 36) (width 0.1524) (layer B.Cu) (net 26))
(segment (start 51.8285 44.872237) (end 51.8285 39.1715) (width 0.1524) (layer B.Cu) (net 26))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(segment (start 54.4 51.8) (end 55 52.4) (width 0.1524) (layer B.Cu) (net 26))
(segment (start 55 52.4) (end 55 53.737868) (width 0.1524) (layer B.Cu) (net 26))
(segment (start 55 53.737868) (end 56.252512 54.99038) (width 0.1524) (layer B.Cu) (net 26))
(segment (start 56.252512 54.99038) (end 68.993621 54.99038) (width 0.1524) (layer B.Cu) (net 26))
(segment (start 68.993621 54.99038) (end 69.955502 54.028499) (width 0.1524) (layer B.Cu) (net 26))
(segment (start 70.913432 54.028499) (end 69.955502 54.028499) (width 0.1524) (layer B.Cu) (net 26))
(segment (start 71.2 54.315067) (end 70.913432 54.028499) (width 0.1524) (layer B.Cu) (net 26))
(segment (start 71.2 54.8) (end 71.2 54.315067) (width 0.1524) (layer B.Cu) (net 26))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(via (at 72.4 55) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 27))
(segment (start 72.75 56.5625) (end 72.75 55.35) (width 0.1524) (layer F.Cu) (net 27))
(segment (start 72.75 55.35) (end 72.4 55) (width 0.1524) (layer F.Cu) (net 27))
(via (at 67 36) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 27))
(via (at 54.59949 50.799745) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 27))
(segment (start 54.59949 50.799745) (end 52.199745 48.4) (width 0.1524) (layer F.Cu) (net 27))
(via (at 52.4 45.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 27))
(segment (start 52.199745 48.4) (end 52.199745 45.800255) (width 0.1524) (layer F.Cu) (net 27))
(segment (start 52.199745 45.800255) (end 52.4 45.6) (width 0.1524) (layer F.Cu) (net 27))
(segment (start 55.304809 51.505064) (end 54.59949 50.799745) (width 0.1524) (layer B.Cu) (net 27))
(segment (start 55.30481 53.611612) (end 55.304809 51.505064) (width 0.1524) (layer B.Cu) (net 27))
(segment (start 72.4 55) (end 72.4 54.923112) (width 0.1524) (layer B.Cu) (net 27))
(segment (start 52.4 42.6) (end 52.4 45.6) (width 0.1524) (layer B.Cu) (net 27))
(segment (start 52.4 40.6) (end 52.4 42.6) (width 0.1524) (layer B.Cu) (net 27))
(segment (start 57 36) (end 52.4 40.6) (width 0.1524) (layer B.Cu) (net 27))
(segment (start 67 36) (end 57 36) (width 0.1524) (layer B.Cu) (net 27))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(segment (start 71.123689 53.723689) (end 69.745245 53.723689) (width 0.1524) (layer B.Cu) (net 27))
(segment (start 72.4 55) (end 71.123689 53.723689) (width 0.1524) (layer B.Cu) (net 27))
(segment (start 69.745245 53.723689) (end 68.783364 54.68557) (width 0.1524) (layer B.Cu) (net 27))
(segment (start 68.783364 54.68557) (end 56.378768 54.68557) (width 0.1524) (layer B.Cu) (net 27))
(segment (start 56.378768 54.68557) (end 55.30481 53.611612) (width 0.1524) (layer B.Cu) (net 27))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(via (at 67.75 69.75) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 28))
(segment (start 68.092899 69.407101) (end 67.75 69.75) (width 0.1524) (layer F.Cu) (net 28))
(segment (start 68.273965 69.407101) (end 68.092899 69.407101) (width 0.1524) (layer F.Cu) (net 28))
(segment (start 73.25 64.431066) (end 68.273965 69.407101) (width 0.1524) (layer F.Cu) (net 28))
(segment (start 73.25 63.4375) (end 73.25 64.431066) (width 0.1524) (layer F.Cu) (net 28))
(segment (start 49.6 75) (end 48.35 76.25) (width 0.1524) (layer F.Cu) (net 28))
(segment (start 48.35 76.25) (end 46.201066 76.25) (width 0.1524) (layer F.Cu) (net 28))
(segment (start 46.201066 76.25) (end 45.81633 75.865264) (width 0.1524) (layer F.Cu) (net 28))
(segment (start 45.81633 75.865264) (end 45.81633 74.7) (width 0.1524) (layer F.Cu) (net 28))
(segment (start 44.366589 69.479189) (end 41.2524 66.365) (width 0.1524) (layer F.Cu) (net 28))
(segment (start 45.81633 74.7) (end 44.366589 73.250259) (width 0.1524) (layer F.Cu) (net 28))
(segment (start 41.2524 66.365) (end 40.35 66.365) (width 0.1524) (layer F.Cu) (net 28))
(segment (start 44.366589 73.250259) (end 44.366589 69.479189) (width 0.1524) (layer F.Cu) (net 28))
(segment (start 67.75 69.75) (end 67.25 69.75) (width 0.1524) (layer B.Cu) (net 28))
(segment (start 54.10481 70.49519) (end 53.7 70.9) (width 0.1524) (layer B.Cu) (net 28))
(segment (start 66.50481 70.49519) (end 54.10481 70.49519) (width 0.1524) (layer B.Cu) (net 28))
(segment (start 67.25 69.75) (end 66.50481 70.49519) (width 0.1524) (layer B.Cu) (net 28))
(segment (start 53.7 70.9) (end 49.6 75) (width 0.1524) (layer B.Cu) (net 28))
(segment (start 46.210001 74.150001) (end 47.06 75) (width 0.1524) (layer F.Cu) (net 29))
(segment (start 44.671399 72.611399) (end 46.210001 74.150001) (width 0.1524) (layer F.Cu) (net 29))
(segment (start 44.671399 67.711201) (end 44.671399 72.611399) (width 0.1524) (layer F.Cu) (net 29))
(segment (start 44.7476 67.635) (end 44.671399 67.711201) (width 0.1524) (layer F.Cu) (net 29))
(segment (start 45.65 67.635) (end 44.7476 67.635) (width 0.1524) (layer F.Cu) (net 29))
(via (at 67.4 68.2) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 29))
(segment (start 72.25 63.975) (end 72.25 63.4375) (width 0.1524) (layer F.Cu) (net 29))
(segment (start 72.25 64.362132) (end 72.25 63.975) (width 0.1524) (layer F.Cu) (net 29))
(segment (start 69.412132 67.2) (end 72.25 64.362132) (width 0.1524) (layer F.Cu) (net 29))
(segment (start 69.4 67.2) (end 69.412132 67.2) (width 0.1524) (layer F.Cu) (net 29))
(segment (start 68.4 68.2) (end 69.4 67.2) (width 0.1524) (layer F.Cu) (net 29))
(segment (start 67.4 68.2) (end 68.4 68.2) (width 0.1524) (layer F.Cu) (net 29))
(segment (start 48.8 73.26) (end 47.06 75) (width 0.1524) (layer B.Cu) (net 29))
(segment (start 67.4 68.2) (end 67.057101 68.542899) (width 0.1524) (layer B.Cu) (net 29))
(segment (start 67.057101 68.542899) (end 67.057101 68.742899) (width 0.1524) (layer B.Cu) (net 29))
(segment (start 67.057101 68.742899) (end 65.91443 69.88557) (width 0.1524) (layer B.Cu) (net 29))
(segment (start 54.3 69.88557) (end 53.88557 69.88557) (width 0.1524) (layer B.Cu) (net 29))
(segment (start 65.91443 69.88557) (end 54.3 69.88557) (width 0.1524) (layer B.Cu) (net 29))
(segment (start 53.37443 69.88557) (end 50 73.26) (width 0.1524) (layer B.Cu) (net 29))
(segment (start 53.7 69.88557) (end 53.37443 69.88557) (width 0.1524) (layer B.Cu) (net 29))
(segment (start 50 73.26) (end 48.8 73.26) (width 0.1524) (layer B.Cu) (net 29))
(segment (start 54.3 69.88557) (end 53.7 69.88557) (width 0.1524) (layer B.Cu) (net 29))
(via (at 68.75 70.5) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 30))
(segment (start 50.678601 76.461399) (end 49.6 77.54) (width 0.1524) (layer F.Cu) (net 30))
(segment (start 68.75 70.015067) (end 68.75 70.5) (width 0.1524) (layer F.Cu) (net 30))
(segment (start 68.75 69.793198) (end 68.75 70.015067) (width 0.1524) (layer F.Cu) (net 30))
(segment (start 74.25 64.293198) (end 68.75 69.793198) (width 0.1524) (layer F.Cu) (net 30))
(segment (start 74.25 63.4375) (end 74.25 64.293198) (width 0.1524) (layer F.Cu) (net 30))
(segment (start 50.9 76.24) (end 49.6 77.54) (width 0.1524) (layer B.Cu) (net 30))
(segment (start 50.9 74.3) (end 50.9 76.24) (width 0.1524) (layer B.Cu) (net 30))
(segment (start 54.4 70.8) (end 50.9 74.3) (width 0.1524) (layer B.Cu) (net 30))
(segment (start 66.754178 70.8) (end 54.4 70.8) (width 0.1524) (layer B.Cu) (net 30))
(segment (start 67.054178 70.5) (end 66.754178 70.8) (width 0.1524) (layer B.Cu) (net 30))
(segment (start 68.75 70.5) (end 67.054178 70.5) (width 0.1524) (layer B.Cu) (net 30))
(segment (start 50.94 76.2) (end 49.6 77.54) (width 0.1524) (layer F.Cu) (net 30))
(segment (start 52.9 76.2) (end 50.94 76.2) (width 0.1524) (layer F.Cu) (net 30))
(segment (start 53.3 75.8) (end 52.9 76.2) (width 0.1524) (layer F.Cu) (net 30))
(segment (start 46.5524 66.365) (end 45.65 66.365) (width 0.1524) (layer F.Cu) (net 30))
(segment (start 53.3 73.1126) (end 46.5524 66.365) (width 0.1524) (layer F.Cu) (net 30))
(segment (start 53.3 73.1126) (end 53.3 75.8) (width 0.1524) (layer F.Cu) (net 30))
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(segment (start 70.5625 61.25) (end 70.025 61.25) (width 0.1524) (layer F.Cu) (net 35))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 70.5625 61.25) (end 69.956066 61.25) (width 0.1524) (layer F.Cu) (net 35))
(segment (start 70.025 61.25) (end 68.9 62.375) (width 0.1524) (layer F.Cu) (net 35))
(segment (start 68.9 62.375) (end 68.9 65.868934) (width 0.1524) (layer F.Cu) (net 35))
(via (at 66.5 66.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 35))
(segment (start 68.9 65.868934) (end 67.431066 65.868934) (width 0.1524) (layer F.Cu) (net 35))
(segment (start 67.431066 65.868934) (end 66.5 66.8) (width 0.1524) (layer F.Cu) (net 35))
(segment (start 66.157101 67.142899) (end 66.5 66.8) (width 0.1524) (layer B.Cu) (net 35))
(segment (start 66.157101 68.542899) (end 66.157101 67.142899) (width 0.1524) (layer B.Cu) (net 35))
(segment (start 65.6 69.1) (end 66.157101 68.542899) (width 0.1524) (layer B.Cu) (net 35))
(segment (start 44.52 77.54) (end 45.8 76.26) (width 0.1524) (layer B.Cu) (net 35))
(segment (start 45.8 76.26) (end 45.8 74) (width 0.1524) (layer B.Cu) (net 35))
(segment (start 45.8 74) (end 46.3 73.5) (width 0.1524) (layer B.Cu) (net 35))
(segment (start 46.3 73.5) (end 47.9 73.5) (width 0.1524) (layer B.Cu) (net 35))
(segment (start 47.9 73.5) (end 52.3 69.1) (width 0.1524) (layer B.Cu) (net 35))
(segment (start 52.3 69.1) (end 65.6 69.1) (width 0.1524) (layer B.Cu) (net 35))
(segment (start 70.15 62.25) (end 70.5625 62.25) (width 0.1524) (layer F.Cu) (net 36))
(via (at 69.9 65) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 36))
(segment (start 69.89639 64.99639) (end 69.9 65) (width 0.1524) (layer F.Cu) (net 36))
(segment (start 69.89639 62.37861) (end 69.89639 64.99639) (width 0.1524) (layer F.Cu) (net 36))
(segment (start 70.5625 62.25) (end 70.025 62.25) (width 0.1524) (layer F.Cu) (net 36))
(segment (start 70.025 62.25) (end 69.89639 62.37861) (width 0.1524) (layer F.Cu) (net 36))
(segment (start 68.229999 73.770001) (end 69.9 72.1) (width 0.1524) (layer B.Cu) (net 36))
(segment (start 68.229999 74.150001) (end 68.229999 73.770001) (width 0.1524) (layer B.Cu) (net 36))
(segment (start 67.38 75) (end 68.229999 74.150001) (width 0.1524) (layer B.Cu) (net 36))
(segment (start 69.9 72.1) (end 69.9 65) (width 0.1524) (layer B.Cu) (net 36))
(via (at 70.5 64.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 37))
(segment (start 70.5 73.217919) (end 70.5 64.4) (width 0.1524) (layer B.Cu) (net 37))
(segment (start 69.92 75) (end 69.92 73.797919) (width 0.1524) (layer B.Cu) (net 37))
(segment (start 69.92 73.797919) (end 70.5 73.217919) (width 0.1524) (layer B.Cu) (net 37))
(segment (start 70.5 62.8125) (end 70.5625 62.75) (width 0.1524) (layer F.Cu) (net 37))
(segment (start 70.5 64.4) (end 70.5 62.8125) (width 0.1524) (layer F.Cu) (net 37))
(via (at 72 70) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 38))
(segment (start 74.75 63.4375) (end 74.75 64.25) (width 0.1524) (layer F.Cu) (net 38))
(segment (start 71.657101 69.657101) (end 72 70) (width 0.1524) (layer F.Cu) (net 38))
(segment (start 71.428499 69.428499) (end 71.657101 69.657101) (width 0.1524) (layer F.Cu) (net 38))
(segment (start 71.428499 67.571501) (end 71.428499 69.428499) (width 0.1524) (layer F.Cu) (net 38))
(segment (start 74.75 64.25) (end 71.428499 67.571501) (width 0.1524) (layer F.Cu) (net 38))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(segment (start 71.642899 70.342899) (end 71.60481 70.380988) (width 0.1524) (layer B.Cu) (net 38))
(segment (start 72 70) (end 71.657101 70.342899) (width 0.1524) (layer B.Cu) (net 38))
(segment (start 71.657101 70.342899) (end 71.642899 70.342899) (width 0.1524) (layer B.Cu) (net 38))
(segment (start 71.60481 74.14481) (end 72.46 75) (width 0.1524) (layer B.Cu) (net 38))
(segment (start 71.60481 70.380988) (end 71.60481 74.14481) (width 0.1524) (layer B.Cu) (net 38))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 72 52.625) (end 71.975 52.6) (width 0.3) (layer F.Cu) (net 40))
(segment (start 72 53.425) (end 72 52.625) (width 0.3) (layer F.Cu) (net 40))
(segment (start 40.345 61.07) (end 40.25 60.975) (width 0.1524) (layer F.Cu) (net 41))
(segment (start 41.75 61.07) (end 40.345 61.07) (width 0.1524) (layer F.Cu) (net 41))
(segment (start 38.915 60.975) (end 38.75 61.14) (width 0.1524) (layer F.Cu) (net 41))
(segment (start 40.25 60.975) (end 38.915 60.975) (width 0.1524) (layer F.Cu) (net 41))
(segment (start 85.025 61) (end 85 61.025) (width 0.5) (layer F.Cu) (net 42))
hardware: pcb: repour and connect wire in kicad The `VCCPLL` line was listed as "Not Connected" in KiCad. Reconnect it, even though it was already connected. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 03:33:41 +00:00
(segment (start 84.725 60.75) (end 85 61.025) (width 0.1524) (layer F.Cu) (net 42))
(segment (start 77.4375 60.75) (end 84.725 60.75) (width 0.1524) (layer F.Cu) (net 42))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 84.8 38.9) (end 91.2 38.9) (width 0.8) (layer F.Cu) (net 43))
(via (at 79.8 43) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 43))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(via (at 78.1 49.7) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 43))
(segment (start 78.1 44.7) (end 79.8 43) (width 0.1524) (layer F.Cu) (net 43))
(segment (start 78.1 49.7) (end 78.1 44.7) (width 0.1524) (layer F.Cu) (net 43))
(segment (start 78.2 49.8) (end 78.1 49.7) (width 0.1524) (layer B.Cu) (net 43))
(via (at 78.2 52.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 43))
(segment (start 78.2 52.6) (end 78.2 49.8) (width 0.1524) (layer B.Cu) (net 43))
(segment (start 78.2 53.084933) (end 78.2 52.6) (width 0.1524) (layer F.Cu) (net 43))
(segment (start 78.2 53.163106) (end 78.2 53.084933) (width 0.1524) (layer F.Cu) (net 43))
(segment (start 76.25 55.113106) (end 78.2 53.163106) (width 0.1524) (layer F.Cu) (net 43))
(segment (start 76.25 56.5625) (end 76.25 55.113106) (width 0.1524) (layer F.Cu) (net 43))
(via (at 83.9 39.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 43))
(segment (start 79.8 43) (end 80.8 43) (width 0.1524) (layer B.Cu) (net 43))
(segment (start 80.8 43) (end 83.9 39.9) (width 0.1524) (layer B.Cu) (net 43))
(segment (start 83.9 39.8) (end 84.8 38.9) (width 0.1524) (layer F.Cu) (net 43))
(segment (start 83.9 39.9) (end 83.9 39.8) (width 0.1524) (layer F.Cu) (net 43))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 81.2 38.9) (end 74.8 38.9) (width 0.8) (layer F.Cu) (net 44))
(via (at 74.164001 54.993561) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 44))
(segment (start 74.25 56.5625) (end 74.25 55.07956) (width 0.1524) (layer F.Cu) (net 44))
(segment (start 74.25 55.07956) (end 74.164001 54.993561) (width 0.1524) (layer F.Cu) (net 44))
(segment (start 75.96025 38.9) (end 74.8 38.9) (width 0.1524) (layer F.Cu) (net 44))
(via (at 55 50) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 44))
(via (at 74.8 37.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 44))
(segment (start 74.8 37.8) (end 74.8 38.9) (width 0.1524) (layer F.Cu) (net 44))
(segment (start 73.57044 54.4) (end 74.164001 54.993561) (width 0.1524) (layer B.Cu) (net 44))
(segment (start 72.307954 54.4) (end 73.57044 54.4) (width 0.1524) (layer B.Cu) (net 44))
(segment (start 55.342899 50.342899) (end 55.342899 51.112088) (width 0.1524) (layer B.Cu) (net 44))
(segment (start 55 50) (end 55.342899 50.342899) (width 0.1524) (layer B.Cu) (net 44))
(segment (start 55.342899 51.112088) (end 55.609619 51.378808) (width 0.1524) (layer B.Cu) (net 44))
(segment (start 55.609619 51.378808) (end 55.609619 53.485355) (width 0.1524) (layer B.Cu) (net 44))
(segment (start 55 50) (end 54.3 50) (width 0.1524) (layer F.Cu) (net 44))
(via (at 53 46.3) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 44))
(segment (start 54.3 50) (end 53 48.7) (width 0.1524) (layer F.Cu) (net 44))
(segment (start 53 48.7) (end 53 46.3) (width 0.1524) (layer F.Cu) (net 44))
(segment (start 53 40.9) (end 53 46.3) (width 0.1524) (layer B.Cu) (net 44))
(segment (start 56.1 37.8) (end 53 40.9) (width 0.1524) (layer B.Cu) (net 44))
(segment (start 74.8 37.8) (end 56.1 37.8) (width 0.1524) (layer B.Cu) (net 44))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(segment (start 72.307954 54.4) (end 71.307954 53.4) (width 0.1524) (layer B.Cu) (net 44))
(segment (start 71.307954 53.4) (end 69.637868 53.4) (width 0.1524) (layer B.Cu) (net 44))
(segment (start 68.737868 54.3) (end 56.424264 54.3) (width 0.1524) (layer B.Cu) (net 44))
(segment (start 69.637868 53.4) (end 68.737868 54.3) (width 0.1524) (layer B.Cu) (net 44))
(segment (start 56.424264 54.3) (end 55.609619 53.485355) (width 0.1524) (layer B.Cu) (net 44))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 77.3 53.598382) (end 77.3 53.3) (width 0.2) (layer F.Cu) (net 45))
(segment (start 75.75 55.148382) (end 77.3 53.598382) (width 0.2) (layer F.Cu) (net 45))
(segment (start 75.75 56.5625) (end 75.75 55.148382) (width 0.2) (layer F.Cu) (net 45))
(segment (start 74.75 55.098386) (end 75.75 54.098386) (width 0.2) (layer F.Cu) (net 46))
(segment (start 74.75 56.5625) (end 74.75 55.098386) (width 0.2) (layer F.Cu) (net 46))
(segment (start 76.3 52.7) (end 76.7 52.7) (width 0.2) (layer F.Cu) (net 46))
(segment (start 75.75 53.25) (end 76.3 52.7) (width 0.2) (layer F.Cu) (net 46))
(segment (start 75.75 54.098386) (end 75.75 53.25) (width 0.2) (layer F.Cu) (net 46))
(segment (start 75.25 56.025) (end 75.25 56.5625) (width 0.2) (layer F.Cu) (net 47))
(segment (start 75.25 55.15) (end 75.25 56.025) (width 0.2) (layer F.Cu) (net 47))
(segment (start 76.7 53.7) (end 75.25 55.15) (width 0.2) (layer F.Cu) (net 47))
(segment (start 76.7 53.3) (end 76.7 53.7) (width 0.2) (layer F.Cu) (net 47))
hardware: pcb: repour and connect wire in kicad The `VCCPLL` line was listed as "Not Connected" in KiCad. Reconnect it, even though it was already connected. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 03:33:41 +00:00
(via (at 80.2 57.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 61))
(via (at 92.6 51.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 61))
(segment (start 97.275216 46.924784) (end 98.124784 46.924784) (width 0.1524) (layer F.Cu) (net 61))
(segment (start 92.6 51.6) (end 97.275216 46.924784) (width 0.1524) (layer F.Cu) (net 61))
(segment (start 98.124784 46.924784) (end 99.075216 46.924784) (width 0.1524) (layer F.Cu) (net 61))
(segment (start 85.4 52.7) (end 91.5 52.7) (width 0.1524) (layer B.Cu) (net 61))
(segment (start 82.221841 55.878159) (end 85.4 52.7) (width 0.1524) (layer B.Cu) (net 61))
(segment (start 82.221841 56.578159) (end 82.221841 55.878159) (width 0.1524) (layer B.Cu) (net 61))
(segment (start 81.057101 57.742899) (end 82.221841 56.578159) (width 0.1524) (layer B.Cu) (net 61))
(segment (start 80.2 57.4) (end 80.542899 57.742899) (width 0.1524) (layer B.Cu) (net 61))
(segment (start 80.542899 57.742899) (end 81.057101 57.742899) (width 0.1524) (layer B.Cu) (net 61))
(segment (start 91.5 52.7) (end 92.6 51.6) (width 0.1524) (layer B.Cu) (net 61))
(segment (start 78.943741 57.75) (end 77.4375 57.75) (width 0.1524) (layer F.Cu) (net 61))
(segment (start 80.2 57.4) (end 79.85 57.75) (width 0.1524) (layer F.Cu) (net 61))
(segment (start 79.85 57.75) (end 78.943741 57.75) (width 0.1524) (layer F.Cu) (net 61))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(via (at 92 50.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 62))
(segment (start 97.4 45.2) (end 92 50.6) (width 0.1524) (layer F.Cu) (net 62))
(via (at 79.8 56.6) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 62))
(segment (start 82.554592 53.845408) (end 84.99371 51.40629) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 82.448528 53.951473) (end 82.554592 53.845408) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 82.396007 53.99336) (end 82.448528 53.951473) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 82.269987 54.037456) (end 82.335482 54.022506) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 82.202809 54.037455) (end 82.269987 54.037456) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 82.076789 53.993359) (end 82.137314 54.022507) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.834529 53.761738) (end 82.024265 53.951474) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.721481 53.690705) (end 81.782006 53.719853) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 82.024265 53.951474) (end 82.076789 53.993359) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.655986 53.675757) (end 81.721481 53.690705) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.523313 53.690706) (end 81.588808 53.675756) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.782006 53.719853) (end 81.834529 53.761738) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.410265 53.761737) (end 81.462788 53.719852) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.368379 53.814259) (end 81.410265 53.761737) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.339231 53.874786) (end 81.368379 53.814259) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 82.137314 54.022507) (end 82.202809 54.037455) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.641886 54.747478) (end 81.671032 54.686953) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.6 54.8) (end 81.641886 54.747478) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.5 54.9) (end 81.6 54.8) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.671033 54.488785) (end 81.641885 54.42826) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.6 54.375736) (end 81.410265 54.186001) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.462788 53.719852) (end 81.523313 53.690706) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 80.4 54.9) (end 81.5 54.9) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.671032 54.686953) (end 81.685982 54.621458) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 79.8 56.6) (end 79.8 55.5) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.324283 53.940279) (end 81.339231 53.874786) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 79.8 55.5) (end 80.4 54.9) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.410265 54.186001) (end 81.368378 54.133479) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.368378 54.133479) (end 81.339232 54.072952) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.588808 53.675756) (end 81.655986 53.675757) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.685982 54.621458) (end 81.685981 54.55428) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.685981 54.55428) (end 81.671033 54.488785) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.641885 54.42826) (end 81.6 54.375736) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 82.335482 54.022506) (end 82.396007 53.99336) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.324282 54.007459) (end 81.324283 53.940279) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 81.339232 54.072952) (end 81.324282 54.007459) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 84.99371 51.40629) (end 89.59371 51.40629) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 89.59371 51.40629) (end 90.4 50.6) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 90.4 50.6) (end 92 50.6) (width 0.1524) (layer B.Cu) (net 62))
(segment (start 79.78639 56.61361) (end 79.8 56.6) (width 0.1524) (layer F.Cu) (net 62))
(segment (start 77.4375 57.25) (end 79.15 57.25) (width 0.1524) (layer F.Cu) (net 62))
(segment (start 79.15 57.25) (end 79.78639 56.61361) (width 0.1524) (layer F.Cu) (net 62))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(via (at 97 71) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 68))
(segment (start 103.18 77.18) (end 103.18 77.7) (width 0.1524) (layer F.Cu) (net 68))
(segment (start 97 71) (end 103.18 77.18) (width 0.1524) (layer F.Cu) (net 68))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(segment (start 95.1 69.1) (end 97 71) (width 0.1524) (layer B.Cu) (net 68))
(via (at 85.5 64.2) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 68))
(segment (start 78.95 61.25) (end 77.4375 61.25) (width 0.1524) (layer F.Cu) (net 68))
(segment (start 81.9 64.2) (end 78.95 61.25) (width 0.1524) (layer F.Cu) (net 68))
(segment (start 85.5 64.2) (end 81.9 64.2) (width 0.1524) (layer F.Cu) (net 68))
(segment (start 85.5 67.9) (end 86.7 69.1) (width 0.1524) (layer B.Cu) (net 68))
(segment (start 85.5 64.2) (end 85.5 67.9) (width 0.1524) (layer B.Cu) (net 68))
(segment (start 86.7 69.1) (end 95.1 69.1) (width 0.1524) (layer B.Cu) (net 68))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(via (at 94.6 71.1) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 69))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(segment (start 98.1 74.6) (end 98.1 77.7) (width 0.1524) (layer F.Cu) (net 69))
(segment (start 94.6 71.1) (end 98.1 74.6) (width 0.1524) (layer F.Cu) (net 69))
(via (at 84.2 65.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 69))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(segment (start 94.257101 70.757101) (end 94.6 71.1) (width 0.1524) (layer B.Cu) (net 69))
(segment (start 94.257101 70.357101) (end 94.257101 70.757101) (width 0.1524) (layer B.Cu) (net 69))
(segment (start 93.60962 69.70962) (end 94.257101 70.357101) (width 0.1524) (layer B.Cu) (net 69))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(segment (start 86.447488 69.70962) (end 93.60962 69.70962) (width 0.1524) (layer B.Cu) (net 69))
(segment (start 84.2 67.462132) (end 86.447488 69.70962) (width 0.1524) (layer B.Cu) (net 69))
(segment (start 84.2 65.4) (end 84.2 67.462132) (width 0.1524) (layer B.Cu) (net 69))
(segment (start 84.2 64.915067) (end 84.094553 64.80962) (width 0.1524) (layer F.Cu) (net 69))
(segment (start 84.2 65.4) (end 84.2 64.915067) (width 0.1524) (layer F.Cu) (net 69))
(segment (start 84.094553 64.80962) (end 81.60962 64.80962) (width 0.1524) (layer F.Cu) (net 69))
(segment (start 79.05 62.25) (end 77.4375 62.25) (width 0.1524) (layer F.Cu) (net 69))
(segment (start 81.60962 64.80962) (end 79.05 62.25) (width 0.1524) (layer F.Cu) (net 69))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(via (at 95.7 71.3) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 70))
(segment (start 93.80481 69.40481) (end 95.7 71.3) (width 0.1524) (layer B.Cu) (net 70))
(segment (start 100.64 76.24) (end 100.64 77.7) (width 0.1524) (layer F.Cu) (net 70))
(segment (start 95.7 71.3) (end 100.64 76.24) (width 0.1524) (layer F.Cu) (net 70))
(segment (start 78.818934 61.75) (end 77.4375 61.75) (width 0.1524) (layer F.Cu) (net 70))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(via (at 84.8 64.8) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 70))
(segment (start 84.8 64.8) (end 84.8 67.631066) (width 0.1524) (layer B.Cu) (net 70))
(segment (start 84.8 67.631066) (end 86.573744 69.40481) (width 0.1524) (layer B.Cu) (net 70))
(segment (start 86.573744 69.40481) (end 93.80481 69.40481) (width 0.1524) (layer B.Cu) (net 70))
(segment (start 79.018934 61.75) (end 77.4375 61.75) (width 0.1524) (layer F.Cu) (net 70))
(segment (start 81.773744 64.50481) (end 79.018934 61.75) (width 0.1524) (layer F.Cu) (net 70))
(segment (start 84.60481 64.50481) (end 81.773744 64.50481) (width 0.1524) (layer F.Cu) (net 70))
(segment (start 84.8 64.7) (end 84.60481 64.50481) (width 0.1524) (layer F.Cu) (net 70))
(segment (start 84.8 64.8) (end 84.8 64.7) (width 0.1524) (layer F.Cu) (net 70))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(via (at 93.6 70.9) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 71))
(segment (start 95.56 73.344933) (end 95.56 77.7) (width 0.1524) (layer F.Cu) (net 71))
(segment (start 93.6 70.9) (end 93.6 71.384933) (width 0.1524) (layer F.Cu) (net 71))
(segment (start 93.6 71.384933) (end 95.56 73.344933) (width 0.1524) (layer F.Cu) (net 71))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(via (at 83.3 65.4) (size 0.6858) (drill 0.3302) (layers F.Cu B.Cu) (net 71))
(segment (start 82.529497 65.11443) (end 81.41443 65.11443) (width 0.1524) (layer F.Cu) (net 71))
(segment (start 83.3 65.4) (end 82.815067 65.4) (width 0.1524) (layer F.Cu) (net 71))
(segment (start 82.815067 65.4) (end 82.529497 65.11443) (width 0.1524) (layer F.Cu) (net 71))
(segment (start 79.05 62.75) (end 78.5 62.75) (width 0.1524) (layer F.Cu) (net 71))
(segment (start 81.41443 65.11443) (end 79.05 62.75) (width 0.1524) (layer F.Cu) (net 71))
(segment (start 78.5 62.75) (end 77.4375 62.75) (width 0.1524) (layer F.Cu) (net 71))
(segment (start 93.6 70.415067) (end 93.6 70.9) (width 0.1524) (layer B.Cu) (net 71))
(segment (start 93.199363 70.01443) (end 93.6 70.415067) (width 0.1524) (layer B.Cu) (net 71))
(segment (start 86.321232 70.01443) (end 93.199363 70.01443) (width 0.1524) (layer B.Cu) (net 71))
(segment (start 83.3 66.993198) (end 86.321232 70.01443) (width 0.1524) (layer B.Cu) (net 71))
(segment (start 83.3 65.4) (end 83.3 66.993198) (width 0.1524) (layer B.Cu) (net 71))
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(zone (net 4) (net_name +1V2) (layer B.Cu) (tstamp 5BF47186) (hatch edge 0.508)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(priority 1)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(fill (arc_segments 16) (thermal_gap 0.154) (thermal_bridge_width 0.154))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(polygon
(pts
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(xy 80 59) (xy 68 59) (xy 68 61) (xy 80 61)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
)
)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(zone (net 1) (net_name +5V) (layer F.Cu) (tstamp 5BF47183) (hatch edge 0.508)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(priority 3)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(fill (arc_segments 32) (thermal_gap 0.154) (thermal_bridge_width 0.154) (smoothing chamfer))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(polygon
(pts
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(xy 87 78) (xy 87 72.5) (xy 89.5 72.5) (xy 89.5 66.3) (xy 92.5 66.3)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(xy 92.5 64.3) (xy 98 64.3) (xy 88 53.8) (xy 88 48.7) (xy 106.85 29.85)
(xy 109.6 32.6) (xy 100.6 41.6) (xy 114.95 55.95) (xy 114.95 80) (xy 71 80)
(xy 71 76) (xy 76.5 76) (xy 76.5 78)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(zone (net 5) (net_name +2V5) (layer F.Cu) (tstamp 5BF47180) (hatch edge 0.508)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(priority 2)
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(fill (arc_segments 32) (thermal_gap 0.154) (thermal_bridge_width 0.154))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(polygon
(pts
(xy 76.5 78.5) (xy 87.5 78.5) (xy 87.5 70) (xy 79.5 70) (xy 79.5 63.5)
(xy 78 62) (xy 76.5 62) (xy 76.5 66) (xy 76.5 66.5) (xy 76.5 72)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(zone (net 2) (net_name GND) (layer B.Cu) (tstamp 5BF4717D) (hatch edge 0.508)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(fill (arc_segments 32) (thermal_gap 0.154) (thermal_bridge_width 0.154) (smoothing chamfer))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(polygon
(pts
hardware: pcb: increase USB connector size It was only 11.3mm before. Make it 11.7mm, and center it. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 11:47:24 +00:00
(xy 114.95 80) (xy 114.95 55.95) (xy 106.15 47.15) (xy 114.65 38.65) (xy 115.15 38.15)
(xy 106.85 29.85) (xy 105.9 30.8) (xy 97.85 38.85) (xy 89 30) (xy 72.5 30)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(xy 72.5 41.5) (xy 25 41.5) (xy 25 80)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(zone (net 42) (net_name /VCCPLL) (layer F.Cu) (tstamp 5BF4717A) (hatch edge 0.508)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(priority 1)
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(fill (arc_segments 32) (thermal_gap 0.154) (thermal_bridge_width 0.154) (smoothing chamfer))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(polygon
(pts
(xy 77 60.5) (xy 79.5 60.5) (xy 80 60) (xy 94 60) (xy 94 63.5)
(xy 92 63.5) (xy 92 62) (xy 82.5 62) (xy 79.5 62) (xy 79 61.5)
(xy 77 61.5)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
)
)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(zone (net 4) (net_name +1V2) (layer F.Cu) (tstamp 5BF47177) (hatch edge 0.508)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(priority 2)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(fill (arc_segments 16) (thermal_gap 0.154) (thermal_bridge_width 0.154))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(polygon
(pts
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(xy 77 60) (xy 78 60) (xy 79 59) (xy 83 59) (xy 84 58)
(xy 86 58) (xy 86 60) (xy 80 60) (xy 79.5 60.5) (xy 77 60.5)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(zone (net 4) (net_name +1V2) (layer F.Cu) (tstamp 5BF47174) (hatch edge 0.508)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(priority 2)
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(fill (arc_segments 16) (thermal_gap 0.154) (thermal_bridge_width 0.154))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(polygon
(pts
(xy 52.5 60) (xy 54 60) (xy 54 61.5) (xy 65.5 61.5) (xy 68 59)
(xy 71 59) (xy 71 59.5) (xy 70.5 59.5) (xy 66 64) (xy 52.5 64)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
)
)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(zone (net 3) (net_name +3V3) (layer F.Cu) (tstamp 5BF47171) (hatch edge 0.508)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(fill (arc_segments 16) (thermal_gap 0.154) (thermal_bridge_width 0.154))
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(polygon
(pts
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(xy 25 41.5) (xy 72.5 41.5) (xy 72.5 30) (xy 89 30) (xy 98 39)
(xy 98 64) (xy 98 80) (xy 25 80)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(zone (net 1) (net_name +5V) (layer B.Cu) (tstamp 5BF4716E) (hatch edge 0.508)
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(priority 2)
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(fill (arc_segments 32) (thermal_gap 0.154) (thermal_bridge_width 0.154))
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(polygon
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
(pts
hardware: pcb: finish layout with new PMOD connector This is just about manufacturable. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 03:37:49 +00:00
(xy 58.5 47.75) (xy 58.5 51) (xy 63.75 51) (xy 67 47.75) (xy 68.2 46.5)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(xy 93.2 46.5) (xy 99.75 53) (xy 102.8 53) (xy 102.8 40.7) (xy 104.8 38.7)
(xy 102.7 36.6) (xy 95.1 44.2) (xy 58.5 44.2)
hardware: first fully-routed PCB The PCB is terrible, and probably would have all sorts of issues. Will rip it up and try again tomorrow. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 14:28:10 +00:00
)
)
)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(zone (net 3) (net_name +3V3) (layer B.Cu) (tstamp 5BF4716B) (hatch edge 0.508)
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(priority 1)
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(fill (arc_segments 32) (thermal_gap 0.154) (thermal_bridge_width 0.154))
pcb: add more silk, fatten up ground traces Add more silk, indicating website and other info. While we're at it, move some traces around to give more copper area, and drop some more vias to improve ground performance. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 04:49:56 +00:00
(polygon
(pts
(xy 84.6 57.4) (xy 81.1 57.4) (xy 81.1 60.9) (xy 77.5 64.5) (xy 74.8 64.5)
(xy 74.8 66.4) (xy 74.8 66.7) (xy 77.6 66.7) (xy 84.6 59.7)
)
)
)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(zone (net 1) (net_name +5V) (layer F.Cu) (tstamp 5BF47168) (hatch edge 0.508)
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(priority 1)
(connect_pads yes (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(fill (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508))
pcb: remove usb silk, add more 5V vias Add more 5V vias near the 1.2V regulator, and replace a manual trace with a copper pour. This will increase the amount of copper going to both the 3.3V and 1.2V regulators, which should improve stability. While we're at it, remove an errant silk artifact on the USB connector. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 06:03:27 +00:00
(polygon
(pts
(xy 63.1 48.2) (xy 57 48.2) (xy 54.9 50.3) (xy 52.7 52.5) (xy 52.7 54.4)
(xy 50.9 56.2) (xy 50.9 59.9) (xy 54.5 59.9) (xy 54.5 58.8) (xy 55.4 57.9)
(xy 57.6 57.9) (xy 57.6 52.5) (xy 59.6 52.5) (xy 61.2 50.9) (xy 63.1 50.9)
)
)
)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(zone (net 2) (net_name GND) (layer F.Cu) (tstamp 5BF47165) (hatch edge 0.508)
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(priority 2)
(connect_pads (clearance 0.154))
(min_thickness 0.254)
hardware: pcb: replace "text" with "value" for buttons Previously, we used text to display the "5" and "6" designators for the physical buttons. Replace this with a value of "5" and "6", and remove the extra text. Additionally, display "SW??" under the switch, to make hand-assembly easier. Do the same thing for the "Reset" button. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-10 04:12:13 +00:00
(fill (arc_segments 16) (thermal_gap 0.508) (thermal_bridge_width 0.508))
hardware: pcb: re-route USB after flipping the footprint It looks kinda janky, but it's better than ripping everything up and starting over. Signed-off-by: Sean Cross <sean@xobs.io>
2018-11-02 12:39:32 +00:00
(polygon
(pts
(xy 86 42) (xy 89.25 42) (xy 89.25 47.5) (xy 86 47.5)
)
)
)
hardware: pcb: initial commit This is an initial commit. Still unclear of how big it will be, but this is a good "minimum size" estimate. Signed-off-by: Sean Cross <sean@xobs.io>
2018-10-31 08:03:55 +00:00
)
Reference in New Issue Copy Permalink