teardown-2019/img/verilog-synthesis.png
Sean Cross 03aab024d6 verilog: use a wider example and include an img
Signed-off-by: Sean Cross <sean@xobs.io>
2019-06-18 16:06:09 -07:00

14 KiB
1282x318px