xobs/s32k118.rs
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Ran with svd2rust 0.12.0

Browse Source
This commit is contained in:
Kjetil Kjeka
2018-02-06 15:15:10 +01:00
parent 60604bcb5d
commit dd21201e79
801 changed files with 38573 additions and 19346 deletions
Download Patch File Download Diff File Expand all files Collapse all files

270
src/scg/hccr/mod.rs
View File

@ -45,15 +45,24 @@ impl super::HCCR {
#[doc = "Possible values of the field `DIVSLOW`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum DIVSLOWR {
#[doc = "Divide-by-1"] _0000,
#[doc = "Divide-by-2"] _0001,
#[doc = "Divide-by-3"] _0010,
#[doc = "Divide-by-4"] _0011,
#[doc = "Divide-by-5"] _0100,
#[doc = "Divide-by-6"] _0101,
#[doc = "Divide-by-7"] _0110,
#[doc = "Divide-by-8"] _0111,
#[doc = r" Reserved"] _Reserved(u8),
#[doc = "Divide-by-1"]
_0000,
#[doc = "Divide-by-2"]
_0001,
#[doc = "Divide-by-3"]
_0010,
#[doc = "Divide-by-4"]
_0011,
#[doc = "Divide-by-5"]
_0100,
#[doc = "Divide-by-6"]
_0101,
#[doc = "Divide-by-7"]
_0110,
#[doc = "Divide-by-8"]
_0111,
#[doc = r" Reserved"]
_Reserved(u8),
}
impl DIVSLOWR {
#[doc = r" Value of the field as raw bits"]
@ -131,22 +140,38 @@ impl DIVSLOWR {
#[doc = "Possible values of the field `DIVBUS`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum DIVBUSR {
#[doc = "Divide-by-1"] _0000,
#[doc = "Divide-by-2"] _0001,
#[doc = "Divide-by-3"] _0010,
#[doc = "Divide-by-4"] _0011,
#[doc = "Divide-by-5"] _0100,
#[doc = "Divide-by-6"] _0101,
#[doc = "Divide-by-7"] _0110,
#[doc = "Divide-by-8"] _0111,
#[doc = "Divide-by-9"] _1000,
#[doc = "Divide-by-10"] _1001,
#[doc = "Divide-by-11"] _1010,
#[doc = "Divide-by-12"] _1011,
#[doc = "Divide-by-13"] _1100,
#[doc = "Divide-by-14"] _1101,
#[doc = "Divide-by-15"] _1110,
#[doc = "Divide-by-16"] _1111,
#[doc = "Divide-by-1"]
_0000,
#[doc = "Divide-by-2"]
_0001,
#[doc = "Divide-by-3"]
_0010,
#[doc = "Divide-by-4"]
_0011,
#[doc = "Divide-by-5"]
_0100,
#[doc = "Divide-by-6"]
_0101,
#[doc = "Divide-by-7"]
_0110,
#[doc = "Divide-by-8"]
_0111,
#[doc = "Divide-by-9"]
_1000,
#[doc = "Divide-by-10"]
_1001,
#[doc = "Divide-by-11"]
_1010,
#[doc = "Divide-by-12"]
_1011,
#[doc = "Divide-by-13"]
_1100,
#[doc = "Divide-by-14"]
_1101,
#[doc = "Divide-by-15"]
_1110,
#[doc = "Divide-by-16"]
_1111,
}
impl DIVBUSR {
#[doc = r" Value of the field as raw bits"]
@ -279,22 +304,38 @@ impl DIVBUSR {
#[doc = "Possible values of the field `DIVCORE`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum DIVCORER {
#[doc = "Divide-by-1"] _0000,
#[doc = "Divide-by-2"] _0001,
#[doc = "Divide-by-3"] _0010,
#[doc = "Divide-by-4"] _0011,
#[doc = "Divide-by-5"] _0100,
#[doc = "Divide-by-6"] _0101,
#[doc = "Divide-by-7"] _0110,
#[doc = "Divide-by-8"] _0111,
#[doc = "Divide-by-9"] _1000,
#[doc = "Divide-by-10"] _1001,
#[doc = "Divide-by-11"] _1010,
#[doc = "Divide-by-12"] _1011,
#[doc = "Divide-by-13"] _1100,
#[doc = "Divide-by-14"] _1101,
#[doc = "Divide-by-15"] _1110,
#[doc = "Divide-by-16"] _1111,
#[doc = "Divide-by-1"]
_0000,
#[doc = "Divide-by-2"]
_0001,
#[doc = "Divide-by-3"]
_0010,
#[doc = "Divide-by-4"]
_0011,
#[doc = "Divide-by-5"]
_0100,
#[doc = "Divide-by-6"]
_0101,
#[doc = "Divide-by-7"]
_0110,
#[doc = "Divide-by-8"]
_0111,
#[doc = "Divide-by-9"]
_1000,
#[doc = "Divide-by-10"]
_1001,
#[doc = "Divide-by-11"]
_1010,
#[doc = "Divide-by-12"]
_1011,
#[doc = "Divide-by-13"]
_1100,
#[doc = "Divide-by-14"]
_1101,
#[doc = "Divide-by-15"]
_1110,
#[doc = "Divide-by-16"]
_1111,
}
impl DIVCORER {
#[doc = r" Value of the field as raw bits"]
@ -427,11 +468,16 @@ impl DIVCORER {
#[doc = "Possible values of the field `SCS`"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum SCSR {
#[doc = "System OSC (SOSC_CLK)"] _0001,
#[doc = "Slow IRC (SIRC_CLK)"] _0010,
#[doc = "Fast IRC (FIRC_CLK)"] _0011,
#[doc = "System PLL (SPLL_CLK)"] _0110,
#[doc = r" Reserved"] _Reserved(u8),
#[doc = "System OSC (SOSC_CLK)"]
_0001,
#[doc = "Slow IRC (SIRC_CLK)"]
_0010,
#[doc = "Fast IRC (FIRC_CLK)"]
_0011,
#[doc = "System PLL (SPLL_CLK)"]
_0110,
#[doc = r" Reserved"]
_Reserved(u8),
}
impl SCSR {
#[doc = r" Value of the field as raw bits"]
@ -480,14 +526,22 @@ impl SCSR {
}
#[doc = "Values that can be written to the field `DIVSLOW`"]
pub enum DIVSLOWW {
#[doc = "Divide-by-1"] _0000,
#[doc = "Divide-by-2"] _0001,
#[doc = "Divide-by-3"] _0010,
#[doc = "Divide-by-4"] _0011,
#[doc = "Divide-by-5"] _0100,
#[doc = "Divide-by-6"] _0101,
#[doc = "Divide-by-7"] _0110,
#[doc = "Divide-by-8"] _0111,
#[doc = "Divide-by-1"]
_0000,
#[doc = "Divide-by-2"]
_0001,
#[doc = "Divide-by-3"]
_0010,
#[doc = "Divide-by-4"]
_0011,
#[doc = "Divide-by-5"]
_0100,
#[doc = "Divide-by-6"]
_0101,
#[doc = "Divide-by-7"]
_0110,
#[doc = "Divide-by-8"]
_0111,
}
impl DIVSLOWW {
#[allow(missing_docs)]
@ -568,22 +622,38 @@ impl<'a> _DIVSLOWW<'a> {
}
#[doc = "Values that can be written to the field `DIVBUS`"]
pub enum DIVBUSW {
#[doc = "Divide-by-1"] _0000,
#[doc = "Divide-by-2"] _0001,
#[doc = "Divide-by-3"] _0010,
#[doc = "Divide-by-4"] _0011,
#[doc = "Divide-by-5"] _0100,
#[doc = "Divide-by-6"] _0101,
#[doc = "Divide-by-7"] _0110,
#[doc = "Divide-by-8"] _0111,
#[doc = "Divide-by-9"] _1000,
#[doc = "Divide-by-10"] _1001,
#[doc = "Divide-by-11"] _1010,
#[doc = "Divide-by-12"] _1011,
#[doc = "Divide-by-13"] _1100,
#[doc = "Divide-by-14"] _1101,
#[doc = "Divide-by-15"] _1110,
#[doc = "Divide-by-16"] _1111,
#[doc = "Divide-by-1"]
_0000,
#[doc = "Divide-by-2"]
_0001,
#[doc = "Divide-by-3"]
_0010,
#[doc = "Divide-by-4"]
_0011,
#[doc = "Divide-by-5"]
_0100,
#[doc = "Divide-by-6"]
_0101,
#[doc = "Divide-by-7"]
_0110,
#[doc = "Divide-by-8"]
_0111,
#[doc = "Divide-by-9"]
_1000,
#[doc = "Divide-by-10"]
_1001,
#[doc = "Divide-by-11"]
_1010,
#[doc = "Divide-by-12"]
_1011,
#[doc = "Divide-by-13"]
_1100,
#[doc = "Divide-by-14"]
_1101,
#[doc = "Divide-by-15"]
_1110,
#[doc = "Divide-by-16"]
_1111,
}
impl DIVBUSW {
#[allow(missing_docs)]
@ -714,22 +784,38 @@ impl<'a> _DIVBUSW<'a> {
}
#[doc = "Values that can be written to the field `DIVCORE`"]
pub enum DIVCOREW {
#[doc = "Divide-by-1"] _0000,
#[doc = "Divide-by-2"] _0001,
#[doc = "Divide-by-3"] _0010,
#[doc = "Divide-by-4"] _0011,
#[doc = "Divide-by-5"] _0100,
#[doc = "Divide-by-6"] _0101,
#[doc = "Divide-by-7"] _0110,
#[doc = "Divide-by-8"] _0111,
#[doc = "Divide-by-9"] _1000,
#[doc = "Divide-by-10"] _1001,
#[doc = "Divide-by-11"] _1010,
#[doc = "Divide-by-12"] _1011,
#[doc = "Divide-by-13"] _1100,
#[doc = "Divide-by-14"] _1101,
#[doc = "Divide-by-15"] _1110,
#[doc = "Divide-by-16"] _1111,
#[doc = "Divide-by-1"]
_0000,
#[doc = "Divide-by-2"]
_0001,
#[doc = "Divide-by-3"]
_0010,
#[doc = "Divide-by-4"]
_0011,
#[doc = "Divide-by-5"]
_0100,
#[doc = "Divide-by-6"]
_0101,
#[doc = "Divide-by-7"]
_0110,
#[doc = "Divide-by-8"]
_0111,
#[doc = "Divide-by-9"]
_1000,
#[doc = "Divide-by-10"]
_1001,
#[doc = "Divide-by-11"]
_1010,
#[doc = "Divide-by-12"]
_1011,
#[doc = "Divide-by-13"]
_1100,
#[doc = "Divide-by-14"]
_1101,
#[doc = "Divide-by-15"]
_1110,
#[doc = "Divide-by-16"]
_1111,
}
impl DIVCOREW {
#[allow(missing_docs)]
@ -860,10 +946,14 @@ impl<'a> _DIVCOREW<'a> {
}
#[doc = "Values that can be written to the field `SCS`"]
pub enum SCSW {
#[doc = "System OSC (SOSC_CLK)"] _0001,
#[doc = "Slow IRC (SIRC_CLK)"] _0010,
#[doc = "Fast IRC (FIRC_CLK)"] _0011,
#[doc = "System PLL (SPLL_CLK)"] _0110,
#[doc = "System OSC (SOSC_CLK)"]
_0001,
#[doc = "Slow IRC (SIRC_CLK)"]
_0010,
#[doc = "Fast IRC (FIRC_CLK)"]
_0011,
#[doc = "System PLL (SPLL_CLK)"]
_0110,
}
impl SCSW {
#[allow(missing_docs)]