This fixes heterodyning that was occurring in the USB block, as it transitioned from the 48 MHz down to the 12 MHz domain. Signed-off-by: Sean Cross <sean@xobs.io>
Description
No description provided
Languages
Verilog
79.3%
C
15.5%
Python
4.7%
Makefile
0.4%