a3298226e5c01c9d63433240a8084b372ae8dbe4
We're having issues getteing DFU working. It almost works, but has some issues. Unfortunately, we're out of space for printf. Now we will work to get the UART Wishbone bridge working, to move forward on debugging support. Signed-off-by: Sean Cross <sean@xobs.io>
The file is empty.
Description
Languages
Verilog
79.3%
C
15.5%
Python
4.7%
Makefile
0.4%