Shrink the resulting gate count by adding -relut and adjusting the number of luts that a CE signal can use. Signed-off-by: Sean Cross <sean@xobs.io>
The file is empty.
Description
Languages
Verilog
79.3%
C
15.5%
Python
4.7%
Makefile
0.4%