xobs
/
fa23-si
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

add & symbol to boolean gates 

Signed-off-by: Sean Cross <sean@xobs.io>
This commit is contained in:
Sean Cross 2023-04-13 10:55:02 +08:00
parent 8449ae2e9c
commit 5688015568
3 changed files with 74 additions and 76 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

BIN
img/boolean-1.png
View File

Binary file not shown.
Side by Side Swipe Overlay

Before

Width:  |  Height:  |  Size: 26 KiB

After

Width:  |  Height:  |  Size: 29 KiB

BIN
img/boolean-4.png
View File

Binary file not shown.
Side by Side Swipe Overlay

Before

Width:  |  Height:  |  Size: 31 KiB

After

Width:  |  Height:  |  Size: 38 KiB

150
index.html
View File

@ -33,7 +33,7 @@
<section>
<h2>Outline</h2>
<ol>
<li>What does it mean to be "open"?</li>
<li>What does it mean for silicon to be "open"?</li>
<li>What can we do today?</li>
<li>What can't we do today?</li>
<li>Where can we go from here?</li>
@ -41,7 +41,7 @@
</section>
<section>
<section>
<h2>What does it mean to be "open"?</h2>
<h2>What does it mean for silicon to be "open"?</h2>
<div class="r-hstack">
<div>
<div>Availability of:</div>
@ -68,8 +68,8 @@
<ol>
<li>Nondisclosure Agreements</li>
<li>Process Design Kit (PDK)</li>
<li>EDA Software (tooling)</li>
<li>IP (libraries)</li>
<li>EDA software (tooling)</li>
<!-- <li>Fabrication method</li> -->
</ol>
</section>
@ -92,11 +92,23 @@
</aside>
</section>
<section>
<h2>IP / Libraries</h2>
<h2>EDA Software</h2>
<ul>
<li>Synthesis</li>
<li>Power generation</li>
<li>Clock tree synthesis</li>
<li>Place and route</li>
<li>Verification</li>
<li>Simulation</li>
</ul>
<p class="fragment highlight-red">Industry tools cost $1mm plus per seat</p>
</section>
<section>
<h2>IP Blocks</h2>
<div class="r-vstack">
<ul>
<li>Memories</li>
<li>IO blocks</li>
<li>Radios</li>
<li>PCIe Controllers</li>
<li>Standard cells</li>
</ul>
<img data-src="img/gf180mcu_fd_sc_mcu7t5v0__latq_1.layout.png">
@ -109,6 +121,15 @@
<p>Motorola 6502, image &copy; 2016 Pauli Rautakorpi</p>
</div>
</section>
<section>
<h2>GD32F103CBT6</h2>
<div class="r-stack r-stretch">
<img data-src="img/GD32F103CBT6-zeptobars.jpg" class="fragment fade-in-then-out">
<img data-src="img/GD32F103CBT6-SC1-50.jpg" class="fragment fade-in-then-out">
<img data-src="img/GD32F103CBT6-SC2-50.jpg" class="fragment fade-in-then-out">
</div>
<p>Image &copy; 2016 Zeptobars</p>
</section>
<section>
<h2>Digital Synthesis (Today)</h2>
<div class="r-hstack">
@ -125,28 +146,6 @@
</div>
</div>
</section>
<section>
<h2>GD32F103CBT6</h2>
<div class="r-stack r-stretch">
<img data-src="img/GD32F103CBT6-zeptobars.jpg" class="fragment fade-in-then-out">
<img data-src="img/GD32F103CBT6-SC1-50.jpg" class="fragment fade-in-then-out">
<img data-src="img/GD32F103CBT6-SC2-50.jpg" class="fragment fade-in-then-out">
</div>
<p>Image &copy; 2016 Zeptobars</p>
</section>
<section>
<h2>Tooling</h2>
<ul>
<li>Synthesis</li>
<li>Power generation</li>
<li>Clock tree synthesis</li>
<li>Place and route</li>
<li>Verification</li>
</ul>
<p class="fragment highlight-red">Industry tools cost $1mm plus per seat</p>
</section>
<!-- <section>
<h2>Method to tape out</h2>
<ul>
@ -187,41 +186,6 @@
<img data-src="img/sky130-designrules.png" height="500">
</div>
</section>
<section>
<h2>Available IP</h2>
<div class="r-hstack">
<img data-src="img/Riscduino_Soc.png" height="500">
<ul>
<ul>
<li>CPU</li>
<li>FPGA</li>
<li>SPI</li>
<li>USB</li>
<li>AES</li>
</ul>
<ul>
<li>DAC</li>
<li>ADC</li>
<li>PLL</li>
</ul>
</ul>
</div>
</section>
<section>
<h2>Standard cells</h2>
<div>
<ul>
<li>SKY130</li>
<li>GF180MCU</li>
<li>OSU018</li>
<li>LibreSilicon</li>
</ul>
<img data-src="img/sky130_fd_sc_hd__dfrbp_2-zoomed.svg">
</div>
</section>
<section>
<h2>What about tooling?</h2>
</section>
<section>
<h2>Hardware Synthesis</h2>
<div class="r-hstack">
@ -265,6 +229,39 @@
<li>KLayout</li>
</ul> -->
</section>
<section>
<h2>Available IP</h2>
<div class="r-hstack">
<img data-src="img/Riscduino_Soc.png" height="500">
<ul>
<ul>
<li>CPU</li>
<li>FPGA</li>
<li>SPI</li>
<li>USB</li>
<li>AES</li>
</ul>
<ul>
<li>DAC</li>
<li>ADC</li>
<li>PLL</li>
</ul>
</ul>
</div>
</section>
<section>
<h2>Standard cells</h2>
<div>
<ul>
<li>SKY130</li>
<li>GF180MCU</li>
<li>OSU018</li>
<li>LibreSilicon</li>
</ul>
<img data-src="img/sky130_fd_sc_hd__dfrbp_2-zoomed.svg">
</div>
</section>
<!-- <section>
<h2>Simulation</h2>
<div class="r-hstack">
@ -283,19 +280,6 @@
<section>
<h2>What can't we do today?</h2>
</section>
<section>
<h2>PDKs are large nodes</h2>
<div class="r-stack">
<!-- <li>180nm: Playstation 2 "Emotion Engine"</li>
<li>130nm: Gamecube CPU "Gekko": 43 mm<sup>2</sup> (2001)</li> -->
<img class="fragment fade-in-then-out" data-src="img/180nm-examples.png">
<img class="fragment fade-in-then-out" data-src="img/130nm-examples.png">
<div class="fragment fade-in-then-out">
<img data-src="img/blinker-HD.jpg" height="400">
<p>Flicker LED circuit, 3µm, image &copy; 2015 Zeptobars</p>
</div>
</div>
</section>
<section>
<h2>Memories are still hard</h2>
<div class="r-stack">
@ -323,6 +307,19 @@
<li>Just use external SPI flash</li>
</ul>
</section>
<section>
<h2>PDKs are large nodes</h2>
<div class="r-stack">
<!-- <li>180nm: Playstation 2 "Emotion Engine"</li>
<li>130nm: Gamecube CPU "Gekko": 43 mm<sup>2</sup> (2001)</li> -->
<img class="fragment fade-in-then-out" data-src="img/180nm-examples.png">
<img class="fragment fade-in-then-out" data-src="img/130nm-examples.png">
<div class="fragment fade-in-then-out">
<img data-src="img/blinker-HD.jpg" height="400">
<p>Flicker LED circuit, 3µm, image &copy; 2015 Zeptobars</p>
</div>
</div>
</section>
<section>
<h2>Analogue IP is still difficult</h2>
<ul>
@ -389,6 +386,7 @@
<li>Siliwiz</li>
</ul>
<h2 class="fragment">Thank you</h2>
<h3 class="fragment">Questions</h3>
</section>
</section>
</div>