348 lines
9.8 KiB
C
348 lines
9.8 KiB
C
#ifndef __GENERATED_CSR_H
|
|
#define __GENERATED_CSR_H
|
|
#include <stdint.h>
|
|
#ifdef CSR_ACCESSORS_DEFINED
|
|
extern void csr_writeb(uint8_t value, uint32_t addr);
|
|
extern uint8_t csr_readb(uint32_t addr);
|
|
extern void csr_writew(uint16_t value, uint32_t addr);
|
|
extern uint16_t csr_readw(uint32_t addr);
|
|
extern void csr_writel(uint32_t value, uint32_t addr);
|
|
extern uint32_t csr_readl(uint32_t addr);
|
|
#else /* ! CSR_ACCESSORS_DEFINED */
|
|
#include <hw/common.h>
|
|
#endif /* ! CSR_ACCESSORS_DEFINED */
|
|
|
|
/* spiflash */
|
|
#define CSR_SPIFLASH_BASE 0xe0004800
|
|
#define CSR_SPIFLASH_BITBANG_ADDR 0xe0004800
|
|
#define CSR_SPIFLASH_BITBANG_SIZE 1
|
|
static inline unsigned char spiflash_bitbang_read(void) {
|
|
unsigned char r = csr_readl(0xe0004800);
|
|
return r;
|
|
}
|
|
static inline void spiflash_bitbang_write(unsigned char value) {
|
|
csr_writel(value, 0xe0004800);
|
|
}
|
|
#define CSR_SPIFLASH_MISO_ADDR 0xe0004804
|
|
#define CSR_SPIFLASH_MISO_SIZE 1
|
|
static inline unsigned char spiflash_miso_read(void) {
|
|
unsigned char r = csr_readl(0xe0004804);
|
|
return r;
|
|
}
|
|
#define CSR_SPIFLASH_BITBANG_EN_ADDR 0xe0004808
|
|
#define CSR_SPIFLASH_BITBANG_EN_SIZE 1
|
|
static inline unsigned char spiflash_bitbang_en_read(void) {
|
|
unsigned char r = csr_readl(0xe0004808);
|
|
return r;
|
|
}
|
|
static inline void spiflash_bitbang_en_write(unsigned char value) {
|
|
csr_writel(value, 0xe0004808);
|
|
}
|
|
|
|
/* timer0 */
|
|
#define CSR_TIMER0_BASE 0xe0002800
|
|
#define CSR_TIMER0_LOAD_ADDR 0xe0002800
|
|
#define CSR_TIMER0_LOAD_SIZE 4
|
|
static inline unsigned int timer0_load_read(void) {
|
|
unsigned int r = csr_readl(0xe0002800);
|
|
r <<= 8;
|
|
r |= csr_readl(0xe0002804);
|
|
r <<= 8;
|
|
r |= csr_readl(0xe0002808);
|
|
r <<= 8;
|
|
r |= csr_readl(0xe000280c);
|
|
return r;
|
|
}
|
|
static inline void timer0_load_write(unsigned int value) {
|
|
csr_writel(value >> 24, 0xe0002800);
|
|
csr_writel(value >> 16, 0xe0002804);
|
|
csr_writel(value >> 8, 0xe0002808);
|
|
csr_writel(value, 0xe000280c);
|
|
}
|
|
#define CSR_TIMER0_RELOAD_ADDR 0xe0002810
|
|
#define CSR_TIMER0_RELOAD_SIZE 4
|
|
static inline unsigned int timer0_reload_read(void) {
|
|
unsigned int r = csr_readl(0xe0002810);
|
|
r <<= 8;
|
|
r |= csr_readl(0xe0002814);
|
|
r <<= 8;
|
|
r |= csr_readl(0xe0002818);
|
|
r <<= 8;
|
|
r |= csr_readl(0xe000281c);
|
|
return r;
|
|
}
|
|
static inline void timer0_reload_write(unsigned int value) {
|
|
csr_writel(value >> 24, 0xe0002810);
|
|
csr_writel(value >> 16, 0xe0002814);
|
|
csr_writel(value >> 8, 0xe0002818);
|
|
csr_writel(value, 0xe000281c);
|
|
}
|
|
#define CSR_TIMER0_EN_ADDR 0xe0002820
|
|
#define CSR_TIMER0_EN_SIZE 1
|
|
static inline unsigned char timer0_en_read(void) {
|
|
unsigned char r = csr_readl(0xe0002820);
|
|
return r;
|
|
}
|
|
static inline void timer0_en_write(unsigned char value) {
|
|
csr_writel(value, 0xe0002820);
|
|
}
|
|
#define CSR_TIMER0_UPDATE_VALUE_ADDR 0xe0002824
|
|
#define CSR_TIMER0_UPDATE_VALUE_SIZE 1
|
|
static inline unsigned char timer0_update_value_read(void) {
|
|
unsigned char r = csr_readl(0xe0002824);
|
|
return r;
|
|
}
|
|
static inline void timer0_update_value_write(unsigned char value) {
|
|
csr_writel(value, 0xe0002824);
|
|
}
|
|
#define CSR_TIMER0_VALUE_ADDR 0xe0002828
|
|
#define CSR_TIMER0_VALUE_SIZE 4
|
|
static inline unsigned int timer0_value_read(void) {
|
|
unsigned int r = csr_readl(0xe0002828);
|
|
r <<= 8;
|
|
r |= csr_readl(0xe000282c);
|
|
r <<= 8;
|
|
r |= csr_readl(0xe0002830);
|
|
r <<= 8;
|
|
r |= csr_readl(0xe0002834);
|
|
return r;
|
|
}
|
|
#define CSR_TIMER0_EV_STATUS_ADDR 0xe0002838
|
|
#define CSR_TIMER0_EV_STATUS_SIZE 1
|
|
static inline unsigned char timer0_ev_status_read(void) {
|
|
unsigned char r = csr_readl(0xe0002838);
|
|
return r;
|
|
}
|
|
static inline void timer0_ev_status_write(unsigned char value) {
|
|
csr_writel(value, 0xe0002838);
|
|
}
|
|
#define CSR_TIMER0_EV_PENDING_ADDR 0xe000283c
|
|
#define CSR_TIMER0_EV_PENDING_SIZE 1
|
|
static inline unsigned char timer0_ev_pending_read(void) {
|
|
unsigned char r = csr_readl(0xe000283c);
|
|
return r;
|
|
}
|
|
static inline void timer0_ev_pending_write(unsigned char value) {
|
|
csr_writel(value, 0xe000283c);
|
|
}
|
|
#define CSR_TIMER0_EV_ENABLE_ADDR 0xe0002840
|
|
#define CSR_TIMER0_EV_ENABLE_SIZE 1
|
|
static inline unsigned char timer0_ev_enable_read(void) {
|
|
unsigned char r = csr_readl(0xe0002840);
|
|
return r;
|
|
}
|
|
static inline void timer0_ev_enable_write(unsigned char value) {
|
|
csr_writel(value, 0xe0002840);
|
|
}
|
|
|
|
/* uart */
|
|
#define CSR_UART_BASE 0xe0001800
|
|
#define CSR_UART_RXTX_ADDR 0xe0001800
|
|
#define CSR_UART_RXTX_SIZE 1
|
|
static inline unsigned char uart_rxtx_read(void) {
|
|
unsigned char r = csr_readl(0xe0001800);
|
|
return r;
|
|
}
|
|
static inline void uart_rxtx_write(unsigned char value) {
|
|
csr_writel(value, 0xe0001800);
|
|
}
|
|
#define CSR_UART_TXFULL_ADDR 0xe0001804
|
|
#define CSR_UART_TXFULL_SIZE 1
|
|
static inline unsigned char uart_txfull_read(void) {
|
|
unsigned char r = csr_readl(0xe0001804);
|
|
return r;
|
|
}
|
|
#define CSR_UART_RXEMPTY_ADDR 0xe0001808
|
|
#define CSR_UART_RXEMPTY_SIZE 1
|
|
static inline unsigned char uart_rxempty_read(void) {
|
|
unsigned char r = csr_readl(0xe0001808);
|
|
return r;
|
|
}
|
|
#define CSR_UART_EV_STATUS_ADDR 0xe000180c
|
|
#define CSR_UART_EV_STATUS_SIZE 1
|
|
static inline unsigned char uart_ev_status_read(void) {
|
|
unsigned char r = csr_readl(0xe000180c);
|
|
return r;
|
|
}
|
|
static inline void uart_ev_status_write(unsigned char value) {
|
|
csr_writel(value, 0xe000180c);
|
|
}
|
|
#define CSR_UART_EV_PENDING_ADDR 0xe0001810
|
|
#define CSR_UART_EV_PENDING_SIZE 1
|
|
static inline unsigned char uart_ev_pending_read(void) {
|
|
unsigned char r = csr_readl(0xe0001810);
|
|
return r;
|
|
}
|
|
static inline void uart_ev_pending_write(unsigned char value) {
|
|
csr_writel(value, 0xe0001810);
|
|
}
|
|
#define CSR_UART_EV_ENABLE_ADDR 0xe0001814
|
|
#define CSR_UART_EV_ENABLE_SIZE 1
|
|
static inline unsigned char uart_ev_enable_read(void) {
|
|
unsigned char r = csr_readl(0xe0001814);
|
|
return r;
|
|
}
|
|
static inline void uart_ev_enable_write(unsigned char value) {
|
|
csr_writel(value, 0xe0001814);
|
|
}
|
|
|
|
/* uart_phy */
|
|
#define CSR_UART_PHY_BASE 0xe0001000
|
|
#define CSR_UART_PHY_TUNING_WORD_ADDR 0xe0001000
|
|
#define CSR_UART_PHY_TUNING_WORD_SIZE 4
|
|
static inline unsigned int uart_phy_tuning_word_read(void) {
|
|
unsigned int r = csr_readl(0xe0001000);
|
|
r <<= 8;
|
|
r |= csr_readl(0xe0001004);
|
|
r <<= 8;
|
|
r |= csr_readl(0xe0001008);
|
|
r <<= 8;
|
|
r |= csr_readl(0xe000100c);
|
|
return r;
|
|
}
|
|
static inline void uart_phy_tuning_word_write(unsigned int value) {
|
|
csr_writel(value >> 24, 0xe0001000);
|
|
csr_writel(value >> 16, 0xe0001004);
|
|
csr_writel(value >> 8, 0xe0001008);
|
|
csr_writel(value, 0xe000100c);
|
|
}
|
|
|
|
/* usb */
|
|
#define CSR_USB_BASE 0xe0005000
|
|
#define CSR_USB_OBUF_HEAD_ADDR 0xe0005000
|
|
#define CSR_USB_OBUF_HEAD_SIZE 1
|
|
static inline unsigned char usb_obuf_head_read(void) {
|
|
unsigned char r = csr_readl(0xe0005000);
|
|
return r;
|
|
}
|
|
static inline void usb_obuf_head_write(unsigned char value) {
|
|
csr_writel(value, 0xe0005000);
|
|
}
|
|
#define CSR_USB_OBUF_EMPTY_ADDR 0xe0005004
|
|
#define CSR_USB_OBUF_EMPTY_SIZE 1
|
|
static inline unsigned char usb_obuf_empty_read(void) {
|
|
unsigned char r = csr_readl(0xe0005004);
|
|
return r;
|
|
}
|
|
#define CSR_USB_ARM_ADDR 0xe0005008
|
|
#define CSR_USB_ARM_SIZE 1
|
|
static inline unsigned char usb_arm_read(void) {
|
|
unsigned char r = csr_readl(0xe0005008);
|
|
return r;
|
|
}
|
|
static inline void usb_arm_write(unsigned char value) {
|
|
csr_writel(value, 0xe0005008);
|
|
}
|
|
#define CSR_USB_IBUF_HEAD_ADDR 0xe000500c
|
|
#define CSR_USB_IBUF_HEAD_SIZE 1
|
|
static inline unsigned char usb_ibuf_head_read(void) {
|
|
unsigned char r = csr_readl(0xe000500c);
|
|
return r;
|
|
}
|
|
static inline void usb_ibuf_head_write(unsigned char value) {
|
|
csr_writel(value, 0xe000500c);
|
|
}
|
|
#define CSR_USB_IBUF_EMPTY_ADDR 0xe0005010
|
|
#define CSR_USB_IBUF_EMPTY_SIZE 1
|
|
static inline unsigned char usb_ibuf_empty_read(void) {
|
|
unsigned char r = csr_readl(0xe0005010);
|
|
return r;
|
|
}
|
|
#define CSR_USB_PULLUP_OUT_ADDR 0xe0005014
|
|
#define CSR_USB_PULLUP_OUT_SIZE 1
|
|
static inline unsigned char usb_pullup_out_read(void) {
|
|
unsigned char r = csr_readl(0xe0005014);
|
|
return r;
|
|
}
|
|
static inline void usb_pullup_out_write(unsigned char value) {
|
|
csr_writel(value, 0xe0005014);
|
|
}
|
|
#define CSR_USB_EV_STATUS_ADDR 0xe0005018
|
|
#define CSR_USB_EV_STATUS_SIZE 1
|
|
static inline unsigned char usb_ev_status_read(void) {
|
|
unsigned char r = csr_readl(0xe0005018);
|
|
return r;
|
|
}
|
|
static inline void usb_ev_status_write(unsigned char value) {
|
|
csr_writel(value, 0xe0005018);
|
|
}
|
|
#define CSR_USB_EV_PENDING_ADDR 0xe000501c
|
|
#define CSR_USB_EV_PENDING_SIZE 1
|
|
static inline unsigned char usb_ev_pending_read(void) {
|
|
unsigned char r = csr_readl(0xe000501c);
|
|
return r;
|
|
}
|
|
static inline void usb_ev_pending_write(unsigned char value) {
|
|
csr_writel(value, 0xe000501c);
|
|
}
|
|
#define CSR_USB_EV_ENABLE_ADDR 0xe0005020
|
|
#define CSR_USB_EV_ENABLE_SIZE 1
|
|
static inline unsigned char usb_ev_enable_read(void) {
|
|
unsigned char r = csr_readl(0xe0005020);
|
|
return r;
|
|
}
|
|
static inline void usb_ev_enable_write(unsigned char value) {
|
|
csr_writel(value, 0xe0005020);
|
|
}
|
|
#define CSR_IDENTIFIER_MEM_BASE 0xe0002000
|
|
|
|
/* constants */
|
|
#define NMI_INTERRUPT 0
|
|
static inline int nmi_interrupt_read(void) {
|
|
return 0;
|
|
}
|
|
#define TIMER0_INTERRUPT 1
|
|
static inline int timer0_interrupt_read(void) {
|
|
return 1;
|
|
}
|
|
#define UART_INTERRUPT 2
|
|
static inline int uart_interrupt_read(void) {
|
|
return 2;
|
|
}
|
|
#define USB_INTERRUPT 3
|
|
static inline int usb_interrupt_read(void) {
|
|
return 3;
|
|
}
|
|
#define CSR_DATA_WIDTH 8
|
|
static inline int csr_data_width_read(void) {
|
|
return 8;
|
|
}
|
|
#define SYSTEM_CLOCK_FREQUENCY 12000000
|
|
static inline int system_clock_frequency_read(void) {
|
|
return 12000000;
|
|
}
|
|
#define SPIFLASH_PAGE_SIZE 256
|
|
static inline int spiflash_page_size_read(void) {
|
|
return 256;
|
|
}
|
|
#define SPIFLASH_SECTOR_SIZE 65536
|
|
static inline int spiflash_sector_size_read(void) {
|
|
return 65536;
|
|
}
|
|
#define ROM_DISABLE 1
|
|
static inline int rom_disable_read(void) {
|
|
return 1;
|
|
}
|
|
#define CONFIG_CLOCK_FREQUENCY 12000000
|
|
static inline int config_clock_frequency_read(void) {
|
|
return 12000000;
|
|
}
|
|
#define CONFIG_CPU_RESET_ADDR 0
|
|
static inline int config_cpu_reset_addr_read(void) {
|
|
return 0;
|
|
}
|
|
#define CONFIG_CPU_TYPE "VEXRISCV"
|
|
static inline const char * config_cpu_type_read(void) {
|
|
return "VEXRISCV";
|
|
}
|
|
#define CONFIG_CPU_VARIANT "VEXRISCV"
|
|
static inline const char * config_cpu_variant_read(void) {
|
|
return "VEXRISCV";
|
|
}
|
|
#define CONFIG_CSR_DATA_WIDTH 8
|
|
static inline int config_csr_data_width_read(void) {
|
|
return 8;
|
|
}
|
|
|
|
#endif
|