xobs/foboot
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
84 Commits 2 Branches 1 Tag 2.4 MiB
Verilog 79.3%
C 15.5%
Python 4.7%
Makefile 0.4%
b09333f023
Go to file
Sean Cross b09333f023 hw: add spi and new vexriscv to foboot 
This is the beginning of having SPI.

Also add a new two-stage pipeline.

Signed-off-by: Sean Cross <sean@xobs.io>
2019-03-20 11:25:09 +08:00
hw hw: add spi and new vexriscv to foboot 2019-03-20 11:25:09 +08:00
sw sw: add spi base 2019-03-20 11:23:19 +08:00
.gitignore gitmodules: add hw deps 2019-03-05 09:16:36 +08:00
.gitmodules gitmodules: add hw deps 2019-03-05 09:16:36 +08:00
LICENSE initial commit 2019-01-01 10:24:08 +08:00
README.md initial commit 2019-01-01 10:24:08 +08:00

README.md