71 lines
1.6 KiB
C
71 lines
1.6 KiB
C
#ifndef __SYSTEM_H
|
|
#define __SYSTEM_H
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
void flush_cpu_icache(void);
|
|
void flush_cpu_dcache(void);
|
|
void flush_l2_cache(void);
|
|
|
|
#ifdef __or1k__
|
|
#include <spr-defs.h>
|
|
static inline unsigned long mfspr(unsigned long add)
|
|
{
|
|
unsigned long ret;
|
|
|
|
__asm__ __volatile__ ("l.mfspr %0,%1,0" : "=r" (ret) : "r" (add));
|
|
|
|
return ret;
|
|
}
|
|
|
|
static inline void mtspr(unsigned long add, unsigned long val)
|
|
{
|
|
__asm__ __volatile__ ("l.mtspr %0,%1,0" : : "r" (add), "r" (val));
|
|
}
|
|
#endif
|
|
|
|
|
|
#if defined(__vexriscv__) || defined(__minerva__)
|
|
#include <csr-defs.h>
|
|
#define csrr(reg) ({ unsigned long __tmp; \
|
|
asm volatile ("csrr %0, " #reg : "=r"(__tmp)); \
|
|
__tmp; })
|
|
|
|
#define csrw(reg, val) ({ \
|
|
if (__builtin_constant_p(val) && (unsigned long)(val) < 32) \
|
|
asm volatile ("csrw " #reg ", %0" :: "i"(val)); \
|
|
else \
|
|
asm volatile ("csrw " #reg ", %0" :: "r"(val)); })
|
|
|
|
#define csrs(reg, bit) ({ \
|
|
if (__builtin_constant_p(bit) && (unsigned long)(bit) < 32) \
|
|
asm volatile ("csrrs x0, " #reg ", %0" :: "i"(bit)); \
|
|
else \
|
|
asm volatile ("csrrs x0, " #reg ", %0" :: "r"(bit)); })
|
|
|
|
#define csrc(reg, bit) ({ \
|
|
if (__builtin_constant_p(bit) && (unsigned long)(bit) < 32) \
|
|
asm volatile ("csrrc x0, " #reg ", %0" :: "i"(bit)); \
|
|
else \
|
|
asm volatile ("csrrc x0, " #reg ", %0" :: "r"(bit)); })
|
|
#endif
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#include <generated/csr.h>
|
|
|
|
__attribute__((noreturn)) static inline void reboot(void) {
|
|
reboot_ctrl_write(0xac);
|
|
while (1);
|
|
}
|
|
|
|
__attribute__((noreturn)) static inline void reboot_to_image(uint8_t image_index) {
|
|
reboot_ctrl_write(0xac | (image_index & 3) << 0);
|
|
while (1);
|
|
}
|
|
#endif /* __SYSTEM_H */
|