diff --git a/img/GD32F103CBT6-SC1-50-tracks.jpg b/img/GD32F103CBT6-SC1-50-tracks.jpg new file mode 100644 index 0000000..81c93bc Binary files /dev/null and b/img/GD32F103CBT6-SC1-50-tracks.jpg differ diff --git a/img/boolean-1.png b/img/boolean-1.png index 8e7a6d5..3e1a4ca 100644 Binary files a/img/boolean-1.png and b/img/boolean-1.png differ diff --git a/index.html b/index.html index 7b77171..35b6d0f 100644 --- a/index.html +++ b/index.html @@ -117,6 +117,71 @@ +
+

Boolean Logic

+ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
pqNORXORNANDANDXNOROR
TTFFFTTT
TF + FTTFFT
FTFTTFFT
FFTFTFTF
+

Digital design (In The Beginning)

@@ -131,23 +196,28 @@ +

Image © 2016 Zeptobars

Digital Synthesis (Today)

-
-

+					
+
+

 						module and_four(input A, input B,
 													  input C, input D,
 													  output X);
 							assign X = A & B & C & D;
 						endmodule
-					
-
- - +
   +
Verilog: X is 1 if A, B, C, and D are all 1, otherwise X is 0 +
+
+
+    +
@@ -237,7 +307,10 @@

Available IP

- +
+ +
Dinesh Annayya
+